mirror of https://github.com/YosysHQ/yosys.git
15 lines
1.1 KiB
Plaintext
15 lines
1.1 KiB
Plaintext
|
verilog work "../../../../../Work/yosys-tests/openmsp430/rtl/omsp_sync_cell.v"
|
||
|
|
verilog work "../../../../../Work/yosys-tests/openmsp430/rtl/omsp_sync_reset.v"
|
||
|
|
verilog work "../../../../../Work/yosys-tests/openmsp430/rtl/omsp_register_file.v"
|
||
|
|
verilog work "../../../../../Work/yosys-tests/openmsp430/rtl/omsp_dbg_uart.v"
|
||
|
|
verilog work "../../../../../Work/yosys-tests/openmsp430/rtl/omsp_alu.v"
|
||
|
|
verilog work "../../../../../Work/yosys-tests/openmsp430/rtl/omsp_watchdog.v"
|
||
|
|
verilog work "../../../../../Work/yosys-tests/openmsp430/rtl/omsp_sfr.v"
|
||
|
|
verilog work "../../../../../Work/yosys-tests/openmsp430/rtl/omsp_multiplier.v"
|
||
|
|
verilog work "../../../../../Work/yosys-tests/openmsp430/rtl/omsp_mem_backbone.v"
|
||
|
|
verilog work "../../../../../Work/yosys-tests/openmsp430/rtl/omsp_frontend.v"
|
||
|
|
verilog work "../../../../../Work/yosys-tests/openmsp430/rtl/omsp_execution_unit.v"
|
||
|
|
verilog work "../../../../../Work/yosys-tests/openmsp430/rtl/omsp_dbg.v"
|
||
|
|
verilog work "../../../../../Work/yosys-tests/openmsp430/rtl/omsp_clock_module.v"
|
||
|
|
verilog work "../../../../../Work/yosys-tests/openmsp430/rtl/openMSP430.v"
|