riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/opt/opt_lut_port.ys

4 lines
65 B
Plaintext
Raw Normal View History

Remove references to ilang
2024-11-04 17:36:31 -06:00
read_rtlil opt_lut_port.il
opt_lut: eliminate LUTs evaluating to constants or inputs.
2018-12-31 17:53:23 -06:00
opt_lut
opt_lut: leave intact LUTs with cascade feeding module outputs.
2018-12-07 11:13:52 -06:00
select -assert-count 2 t:$lut