mirror of https://github.com/YosysHQ/yosys.git
5 lines
33 B
Verilog
5 lines
33 B
Verilog
|
module a #(p = 0)
|
||
|
|
();
|
||
|
|
endmodule
|
||
|
|
|