yosys/tests/hana/test_simulation_techmap_and...

8 lines
151 B
Coq
Raw Normal View History

2013-01-05 04:13:26 -06:00
module TECH_AND18(input [17:0] in, output out);
assign out = ∈
endmodule
module TECH_AND4(input [3:0] in, output out);
assign out = ∈
endmodule