mirror of https://github.com/YosysHQ/yosys.git
7 lines
56 B
Verilog
7 lines
56 B
Verilog
|
module a;
|
||
|
|
initial
|
||
|
|
begin : label1
|
||
|
|
end: label2
|
||
|
|
endmodule
|
||
|
|
|