mirror of https://github.com/YosysHQ/yosys.git
8 lines
55 B
Verilog
8 lines
55 B
Verilog
|
module a;
|
||
|
|
task to (
|
||
|
|
input [3]x
|
||
|
|
);
|
||
|
|
endtask
|
||
|
|
endmodule
|
||
|
|
|