yosys/tests/opt/opt_share_extend.v

19 lines
337 B
Verilog
Raw Normal View History

module opt_share_test(
2019-08-03 05:35:46 -05:00
input signed [7:0] a,
input signed [10:0] b,
input signed [15:0] c,
input [1:0] sel,
output reg signed [15:0] res
);
2019-08-03 05:35:46 -05:00
always @* begin
case(sel)
0: res = a + b;
1: res = a - b;
2: res = a + c;
default: res = 16'bx;
endcase
end
endmodule