yosys/tests/xilinx/add_sub.v

14 lines
133 B
Coq
Raw Normal View History

2019-09-10 00:08:03 -05:00
module top
(
input [3:0] x,
input [3:0] y,
output [3:0] A,
output [3:0] B
);
assign A = x + y;
assign B = x - y;
endmodule