2019-08-12 14:06:45 -05:00
|
|
|
/*
|
|
|
|
* yosys -- Yosys Open SYnthesis Suite
|
|
|
|
*
|
|
|
|
* Copyright (C) 2012 Clifford Wolf <clifford@clifford.at>
|
|
|
|
*
|
|
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
|
|
* copyright notice and this permission notice appear in all copies.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "kernel/yosys.h"
|
|
|
|
#include "kernel/sigtools.h"
|
|
|
|
|
|
|
|
USING_YOSYS_NAMESPACE
|
|
|
|
PRIVATE_NAMESPACE_BEGIN
|
|
|
|
|
|
|
|
#include "passes/pmgen/ice40_wrapcarry_pm.h"
|
|
|
|
|
|
|
|
void create_ice40_wrapcarry(ice40_wrapcarry_pm &pm)
|
|
|
|
{
|
|
|
|
auto &st = pm.st_ice40_wrapcarry;
|
|
|
|
|
|
|
|
#if 0
|
|
|
|
log("\n");
|
|
|
|
log("carry: %s\n", log_id(st.carry, "--"));
|
|
|
|
log("lut: %s\n", log_id(st.lut, "--"));
|
|
|
|
#endif
|
|
|
|
|
|
|
|
log(" replacing SB_LUT + SB_CARRY with $__ICE40_CARRY_WRAPPER cell.\n");
|
|
|
|
|
|
|
|
Cell *cell = pm.module->addCell(NEW_ID, "$__ICE40_CARRY_WRAPPER");
|
|
|
|
pm.module->swap_names(cell, st.carry);
|
|
|
|
|
2020-03-12 14:57:01 -05:00
|
|
|
cell->setPort(ID::A, st.carry->getPort("\\I0"));
|
|
|
|
cell->setPort(ID::B, st.carry->getPort("\\I1"));
|
2020-01-24 13:59:48 -06:00
|
|
|
auto CI = st.carry->getPort("\\CI");
|
|
|
|
cell->setPort("\\CI", CI);
|
2019-08-12 14:06:45 -05:00
|
|
|
cell->setPort("\\CO", st.carry->getPort("\\CO"));
|
|
|
|
|
|
|
|
cell->setPort("\\I0", st.lut->getPort("\\I0"));
|
2020-01-24 13:59:48 -06:00
|
|
|
auto I3 = st.lut->getPort("\\I3");
|
|
|
|
if (pm.sigmap(CI) == pm.sigmap(I3)) {
|
|
|
|
cell->setParam("\\I3_IS_CI", State::S1);
|
|
|
|
I3 = State::Sx;
|
|
|
|
}
|
|
|
|
else
|
|
|
|
cell->setParam("\\I3_IS_CI", State::S0);
|
|
|
|
cell->setPort("\\I3", I3);
|
2019-08-12 14:06:45 -05:00
|
|
|
cell->setPort("\\O", st.lut->getPort("\\O"));
|
|
|
|
cell->setParam("\\LUT", st.lut->getParam("\\LUT_INIT"));
|
|
|
|
|
2019-12-09 13:48:28 -06:00
|
|
|
for (const auto &a : st.carry->attributes)
|
|
|
|
cell->attributes[stringf("\\SB_CARRY.%s", a.first.c_str())] = a.second;
|
|
|
|
for (const auto &a : st.lut->attributes)
|
|
|
|
cell->attributes[stringf("\\SB_LUT4.%s", a.first.c_str())] = a.second;
|
|
|
|
cell->attributes[ID(SB_LUT4.name)] = Const(st.lut->name.str());
|
|
|
|
if (st.carry->get_bool_attribute(ID::keep) || st.lut->get_bool_attribute(ID::keep))
|
|
|
|
cell->attributes[ID::keep] = true;
|
2019-12-03 16:48:11 -06:00
|
|
|
|
2019-08-12 14:06:45 -05:00
|
|
|
pm.autoremove(st.carry);
|
|
|
|
pm.autoremove(st.lut);
|
|
|
|
}
|
|
|
|
|
|
|
|
struct Ice40WrapCarryPass : public Pass {
|
|
|
|
Ice40WrapCarryPass() : Pass("ice40_wrapcarry", "iCE40: wrap carries") { }
|
|
|
|
void help() YS_OVERRIDE
|
|
|
|
{
|
|
|
|
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
|
|
|
|
log("\n");
|
|
|
|
log(" ice40_wrapcarry [selection]\n");
|
|
|
|
log("\n");
|
2019-12-09 13:48:28 -06:00
|
|
|
log("Wrap manually instantiated SB_CARRY cells, along with their associated SB_LUT4s,\n");
|
2019-08-12 14:06:45 -05:00
|
|
|
log("into an internal $__ICE40_CARRY_WRAPPER cell for preservation across technology\n");
|
2019-12-09 13:48:28 -06:00
|
|
|
log("mapping.\n");
|
2019-08-12 14:06:45 -05:00
|
|
|
log("\n");
|
2019-12-09 13:48:28 -06:00
|
|
|
log("Attributes on both cells will have their names prefixed with 'SB_CARRY.' or\n");
|
|
|
|
log("'SB_LUT4.' and attached to the wrapping cell.\n");
|
|
|
|
log("A (* keep *) attribute on either cell will be logically OR-ed together.\n");
|
|
|
|
log("\n");
|
|
|
|
log(" -unwrap\n");
|
|
|
|
log(" unwrap $__ICE40_CARRY_WRAPPER cells back into SB_CARRYs and SB_LUT4s,\n");
|
|
|
|
log(" including restoring their attributes.\n");
|
2019-12-06 19:27:47 -06:00
|
|
|
log("\n");
|
2019-08-12 14:06:45 -05:00
|
|
|
}
|
|
|
|
void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
|
|
|
|
{
|
2019-12-09 13:48:28 -06:00
|
|
|
bool unwrap = false;
|
|
|
|
|
2019-08-12 14:06:45 -05:00
|
|
|
log_header(design, "Executing ICE40_WRAPCARRY pass (wrap carries).\n");
|
|
|
|
|
|
|
|
size_t argidx;
|
|
|
|
for (argidx = 1; argidx < args.size(); argidx++)
|
|
|
|
{
|
2019-12-09 13:48:28 -06:00
|
|
|
if (args[argidx] == "-unwrap") {
|
|
|
|
unwrap = true;
|
|
|
|
continue;
|
|
|
|
}
|
2019-08-12 14:06:45 -05:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
extra_args(args, argidx, design);
|
|
|
|
|
2019-12-09 13:48:28 -06:00
|
|
|
for (auto module : design->selected_modules()) {
|
|
|
|
if (!unwrap)
|
|
|
|
ice40_wrapcarry_pm(module, module->selected_cells()).run_ice40_wrapcarry(create_ice40_wrapcarry);
|
|
|
|
else {
|
|
|
|
for (auto cell : module->selected_cells()) {
|
|
|
|
if (cell->type != ID($__ICE40_CARRY_WRAPPER))
|
|
|
|
continue;
|
|
|
|
|
|
|
|
auto carry = module->addCell(NEW_ID, ID(SB_CARRY));
|
|
|
|
carry->setPort(ID(I0), cell->getPort(ID(A)));
|
|
|
|
carry->setPort(ID(I1), cell->getPort(ID(B)));
|
2019-12-09 14:45:22 -06:00
|
|
|
carry->setPort(ID(CI), cell->getPort(ID(CI)));
|
|
|
|
carry->setPort(ID(CO), cell->getPort(ID(CO)));
|
2019-12-09 13:48:28 -06:00
|
|
|
module->swap_names(carry, cell);
|
2019-12-09 14:45:22 -06:00
|
|
|
auto lut_name = cell->attributes.at(ID(SB_LUT4.name), Const(NEW_ID.str())).decode_string();
|
2019-12-09 15:27:09 -06:00
|
|
|
auto lut = module->addCell(lut_name, ID($lut));
|
|
|
|
lut->setParam(ID(WIDTH), 4);
|
|
|
|
lut->setParam(ID(LUT), cell->getParam(ID(LUT)));
|
2020-01-24 13:59:48 -06:00
|
|
|
auto I3 = cell->getPort(cell->getParam(ID(I3_IS_CI)).as_bool() ? ID(CI) : ID(I3));
|
2020-01-27 16:02:13 -06:00
|
|
|
lut->setPort(ID(A), { I3, cell->getPort(ID(B)), cell->getPort(ID(A)), cell->getPort(ID(I0)) });
|
2019-12-09 15:27:09 -06:00
|
|
|
lut->setPort(ID(Y), cell->getPort(ID(O)));
|
2019-12-09 13:48:28 -06:00
|
|
|
|
2019-12-09 16:28:54 -06:00
|
|
|
Const src;
|
2019-12-09 13:48:28 -06:00
|
|
|
for (const auto &a : cell->attributes)
|
|
|
|
if (a.first.begins_with("\\SB_CARRY.\\"))
|
|
|
|
carry->attributes[a.first.c_str() + strlen("\\SB_CARRY.")] = a.second;
|
|
|
|
else if (a.first.begins_with("\\SB_LUT4.\\"))
|
|
|
|
lut->attributes[a.first.c_str() + strlen("\\SB_LUT4.")] = a.second;
|
2019-12-09 16:28:54 -06:00
|
|
|
else if (a.first == ID(src))
|
|
|
|
src = a.second;
|
|
|
|
else if (a.first.in(ID(SB_LUT4.name), ID::keep, ID(module_not_derived)))
|
2019-12-09 13:48:28 -06:00
|
|
|
continue;
|
|
|
|
else
|
|
|
|
log_abort();
|
|
|
|
|
2019-12-09 16:28:54 -06:00
|
|
|
if (!src.empty()) {
|
|
|
|
carry->attributes.insert(std::make_pair(ID(src), src));
|
|
|
|
lut->attributes.insert(std::make_pair(ID(src), src));
|
|
|
|
}
|
|
|
|
|
2019-12-09 13:48:28 -06:00
|
|
|
module->remove(cell);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2019-08-12 14:06:45 -05:00
|
|
|
}
|
|
|
|
} Ice40WrapCarryPass;
|
|
|
|
|
|
|
|
PRIVATE_NAMESPACE_END
|