yosys/tests/liberty/busdef.lib.filtered.ok

9 lines
104 B
Plaintext
Raw Normal View History

2024-08-13 11:36:31 -05:00
library(supergate) {
cell(SRAM) {
area : 1 ;
pin(CE1) {
direction : input ;
}
}
}