yosys/tests/hana/test_simulation_always_21_t...

12 lines
151 B
Coq
Raw Normal View History

2013-01-05 04:13:26 -06:00
module FlipFlop(clk, cs, ns);
input clk;
input [7:0] cs;
output [7:0] ns;
integer is;
always @(posedge clk)
is <= cs;
assign ns = is;
endmodule