2019-10-18 05:19:59 -05:00
|
|
|
read_verilog ../common/fsm.v
|
2019-10-04 02:41:45 -05:00
|
|
|
hierarchy -top fsm
|
2019-09-10 00:08:03 -05:00
|
|
|
proc
|
|
|
|
|
flatten
|
|
|
|
|
equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
|
|
|
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
2019-10-04 02:41:45 -05:00
|
|
|
cd fsm # Constrain all select calls below inside the top module
|
2019-09-10 00:08:03 -05:00
|
|
|
|
|
|
|
|
select -assert-count 1 t:BUFG
|
|
|
|
|
select -assert-count 5 t:FDRE
|
|
|
|
|
select -assert-count 1 t:LUT3
|
|
|
|
|
select -assert-count 2 t:LUT4
|
|
|
|
|
select -assert-count 4 t:LUT6
|
|
|
|
|
select -assert-none t:BUFG t:FDRE t:LUT3 t:LUT4 t:LUT6 %% t:* %D
|
