yosys/passes/hierarchy/uniquify.cc

105 lines
3.3 KiB
C++
Raw Normal View History

2015-11-07 12:10:43 -06:00
/*
* yosys -- Yosys Open SYnthesis Suite
*
* Copyright (C) 2012 Clifford Wolf <clifford@clifford.at>
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*
*/
#include "kernel/yosys.h"
USING_YOSYS_NAMESPACE
PRIVATE_NAMESPACE_BEGIN
2017-08-20 05:31:50 -05:00
struct UniquifyPass : public Pass {
UniquifyPass() : Pass("uniquify", "create unique copies of modules") { }
void help() YS_OVERRIDE
2015-11-07 12:10:43 -06:00
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n");
2017-08-20 05:31:50 -05:00
log(" uniquify [selection]\n");
2015-11-07 12:10:43 -06:00
log("\n");
log("By default, a module that is instantiated by several other modules is only\n");
log("kept once in the design. This preserves the original modularity of the design\n");
log("and reduces the overall size of the design in memory. But it prevents certain\n");
2017-08-20 05:31:50 -05:00
log("optimizations and other operations on the design. This pass creates unique\n");
2015-11-07 12:10:43 -06:00
log("modules for all selected cells. The created modules are marked with the\n");
2017-08-20 05:31:50 -05:00
log("'unique' attribute.\n");
2015-11-07 12:10:43 -06:00
log("\n");
2017-08-20 05:31:50 -05:00
log("This commands only operates on modules that by themself have the 'unique'\n");
log("attribute set (the 'top' module is unique implicitly).\n");
2015-11-07 12:10:43 -06:00
log("\n");
}
void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
2015-11-07 12:10:43 -06:00
{
2017-08-20 05:31:50 -05:00
log_header(design, "Executing UNIQUIFY pass (creating unique copies of modules).\n");
2015-11-07 12:10:43 -06:00
size_t argidx;
for (argidx = 1; argidx < args.size(); argidx++)
{
// if (args[argidx] == "-check") {
// flag_check = true;
// continue;
// }
}
extra_args(args, argidx, design);
bool did_something = true;
2017-08-20 05:31:50 -05:00
int count = 0;
2015-11-07 12:10:43 -06:00
while (did_something)
{
did_something = false;
for (auto module : design->selected_modules())
{
2017-08-20 05:31:50 -05:00
if (!module->get_bool_attribute("\\unique") && !module->get_bool_attribute("\\top"))
2015-11-07 12:10:43 -06:00
continue;
for (auto cell : module->selected_cells())
{
2017-08-20 05:31:50 -05:00
Module *tmod = design->module(cell->type);
IdString newname = module->name.str() + "." + log_id(cell->name);
2015-11-07 12:10:43 -06:00
if (tmod == nullptr)
continue;
if (tmod->get_bool_attribute("\\blackbox"))
continue;
2017-08-20 05:31:50 -05:00
if (tmod->get_bool_attribute("\\unique") && newname == tmod->name)
2015-11-07 12:10:43 -06:00
continue;
2017-08-20 05:31:50 -05:00
log("Creating module %s from %s.\n", log_id(newname), log_id(tmod));
2015-11-07 12:10:43 -06:00
auto smod = tmod->clone();
2017-08-20 05:31:50 -05:00
smod->name = newname;
cell->type = newname;
smod->set_bool_attribute("\\unique");
if (smod->attributes.count("\\hdlname") == 0)
smod->attributes["\\hdlname"] = string(log_id(tmod->name));
2015-11-07 12:10:43 -06:00
design->add(smod);
did_something = true;
2017-08-20 05:31:50 -05:00
count++;
2015-11-07 12:10:43 -06:00
}
}
}
2017-08-20 05:31:50 -05:00
log("Created %d unique modules.\n", count);
2015-11-07 12:10:43 -06:00
}
2017-08-20 05:31:50 -05:00
} UniquifyPass;
2015-11-07 12:10:43 -06:00
PRIVATE_NAMESPACE_END