riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/proc/rmdead.ys

5 lines
67 B
Plaintext
Raw Normal View History

proc_rmdead: use explicit pattern set when there are no wildcards If width of a case expression was large, explicit patterns could cause the existing logic to take an extremely long time, or exhaust the maximum size of the underlying set. For cases where all of the patterns are fully defined and there are no constants in the case expression, this change uses a simple set to track which patterns have been seen.
2021-07-28 16:34:24 -05:00
read_verilog rmdead.v
proc
opt_clean
select -assert-count 0 w:fail