mirror of https://github.com/YosysHQ/yosys.git
7 lines
207 B
Plaintext
7 lines
207 B
Plaintext
|
equiv_opt -map ../../techlibs/ice40/cells_sim.v synth_ice40
|
||
|
|
synth_ice40
|
||
|
|
select -assert-count 15 t:SB_LUT4
|
||
|
|
select -assert-count 4 t:SB_CARRY
|
||
|
|
select -assert-count 1 t:$pow
|
||
|
|
write_verilog ./temp/mul_pow_synth.v
|