riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/errors/syntax_err05.v

5 lines
35 B
Coq
Raw Normal View History

Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique, meaningful info on the error. Also add 13 compilation examples that triggers each of these messages.
2018-10-24 18:37:56 -05:00
module a;
input x[2:0];
endmodule