riscv/yosys - yosys - git with a cup of tea

2 lines

35 B

Plaintext

Raw Normal View History

reg_wire_error test needs the -sv flag so it is run via a script so it had to be moved out of the tests/simple dir that only runs Verilog files

2018-06-05 04:15:59 -05:00

read_verilog -sv reg_wire_error.sv