mirror of https://github.com/YosysHQ/yosys.git
6 lines
82 B
Verilog
6 lines
82 B
Verilog
|
module top(...);
|
||
|
|
input a, b, s;
|
||
|
|
output y;
|
||
|
|
assign y = s?a:b;
|
||
|
|
endmodule
|