mirror of https://github.com/YosysHQ/yosys.git
8 lines
128 B
Coq
8 lines
128 B
Coq
|
module inc(clock, counter);
|
||
|
|
|
||
|
|
input clock;
|
||
|
|
output reg [7:0] counter;
|
||
|
|
always @(posedge clock)
|
||
|
|
counter <= counter + 1;
|
||
|
|
endmodule
|