mirror of https://github.com/YosysHQ/yosys.git
15 lines
226 B
Plaintext
15 lines
226 B
Plaintext
|
read_verilog -specify <<EOT
|
||
|
|
(* abc9_box, whitebox *)
|
||
|
|
module box(input [1:0] i, output o);
|
||
|
|
specify
|
||
|
|
(i *> o) = 1;
|
||
|
|
endspecify
|
||
|
|
assign o = ^i;
|
||
|
|
endmodule
|
||
|
|
|
||
|
|
module top(input [1:0] i, output o);
|
||
|
|
box i1(i, o);
|
||
|
|
endmodule
|
||
|
|
EOT
|
||
|
|
abc9 -lut 4
|