mirror of https://github.com/YosysHQ/yosys.git
16 lines
328 B
Plaintext
16 lines
328 B
Plaintext
|
logger -expect-no-warnings
|
||
|
|
read_verilog -sv <<EOF
|
||
|
|
module correct_name;
|
||
|
|
localparam X = 1;
|
||
|
|
endmodule : correct_name
|
||
|
|
EOF
|
||
|
|
|
||
|
|
design -reset
|
||
|
|
|
||
|
|
logger -expect error "Module name \(correct_name\) and end label \(incorrect_name\) don't match\." 1
|
||
|
|
read_verilog -sv <<EOF
|
||
|
|
module correct_name;
|
||
|
|
localparam X = 1;
|
||
|
|
endmodule : incorrect_name
|
||
|
|
EOF
|