mirror of https://github.com/YosysHQ/yosys.git
13 lines
183 B
Plaintext
13 lines
183 B
Plaintext
|
read_verilog <<EOT
|
||
|
|
module top();
|
||
|
|
wire array[0:0];
|
||
|
|
wire out;
|
||
|
|
sub #(.d(1)) inst(
|
||
|
|
.in(array[0]),
|
||
|
|
.out(out)
|
||
|
|
);
|
||
|
|
endmodule
|
||
|
|
EOT
|
||
|
|
|
||
|
|
hierarchy -top top -libdir .
|