mirror of https://github.com/YosysHQ/yosys.git
6 lines
105 B
Verilog
6 lines
105 B
Verilog
|
module dffe( input clk, en, d, output reg q );
|
||
|
|
always @( posedge clk )
|
||
|
|
if ( en )
|
||
|
|
q <= d;
|
||
|
|
endmodule
|