yosys/tests/liberty/semicolmissing.lib.verilogs...

10 lines
216 B
Plaintext
Raw Permalink Normal View History

2024-08-13 11:36:31 -05:00
module fulladder (A, B, CI, CO, Y);
input A;
input B;
input CI;
output CO;
assign CO = (((A&B)|(B&CI))|(CI&A)); // (((A * B)+(B * CI))+(CI * A))
output Y;
assign Y = ((A^B)^CI); // ((A^B)^CI)
endmodule