yosys/tests/arch/ice40/mux.ys

read_verilog ../common/mux.v
design -save read

hierarchy -top mux2
proc
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux2 # Constrain all select calls below inside the top module
select -assert-count 1 t:SB_LUT4
select -assert-none t:SB_LUT4 %% t:* %D

design -load read
hierarchy -top mux4
proc
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux4 # Constrain all select calls below inside the top module
select -assert-count 3 t:SB_LUT4

select -assert-none t:SB_LUT4 %% t:* %D

design -load read
hierarchy -top mux8
proc
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux8 # Constrain all select calls below inside the top module
select -assert-count 6 t:SB_LUT4

select -assert-none t:SB_LUT4 %% t:* %D

design -load read
hierarchy -top mux16
proc
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux16 # Constrain all select calls below inside the top module
select -assert-min 13 t:SB_LUT4
select -assert-max 14 t:SB_LUT4

select -assert-none t:SB_LUT4 %% t:* %D