mirror of https://github.com/YosysHQ/yosys.git
15 lines
206 B
Plaintext
15 lines
206 B
Plaintext
|
read_verilog <<EOT
|
||
|
|
module top(input clk, inout [7:0] x);
|
||
|
|
|
||
|
|
reg [3:0] ctr;
|
||
|
|
always @(posedge clk) ctr <= ctr + 1'b1;
|
||
|
|
|
||
|
|
assign x[7:4] = ctr;
|
||
|
|
endmodule
|
||
|
|
EOT
|
||
|
|
proc
|
||
|
|
tribuf
|
||
|
|
deminout
|
||
|
|
select -assert-count 1 i:x o:x %i
|
||
|
|
|