mirror of https://github.com/YosysHQ/yosys.git
9 lines
189 B
Plaintext
9 lines
189 B
Plaintext
|
logger -expect error "syntax error, unexpected TOK_CONSTVAL" 1
|
||
|
|
read_verilog <<EOT
|
||
|
|
module inverter(input a, output y);
|
||
|
|
|
||
|
|
assign y = (a == 1'b0? 1'b1 : 1'b0);
|
||
|
|
|
||
|
|
endmodule // inverter
|
||
|
|
EOT
|