mirror of https://github.com/YosysHQ/yosys.git
5 lines
90 B
Verilog
5 lines
90 B
Verilog
|
module test(input [31:0] a, b,
|
||
|
|
output [31:0] y);
|
||
|
|
assign y = a + b;
|
||
|
|
endmodule
|