yosys/tests/opt/opt_share_large_pmux_multip...

24 lines
405 B
Verilog
Raw Permalink Normal View History

module opt_share_test(
2019-08-03 05:35:46 -05:00
input [15:0] a,
input [15:0] b,
input [15:0] c,
input [15:0] d,
input [2:0] sel,
output reg [15:0] res
);
2019-08-03 05:35:46 -05:00
always @* begin
case(sel)
0: res = a + d;
1: res = a - b;
2: res = b;
3: res = b - c;
4: res = b - a;
5: res = c;
6: res = a - c;
default: res = 16'bx;
endcase
end
endmodule