riscv
/
skywater-pdk
mirror of https://github.com/google/skywater-pdk.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #227 from antmicro/105_add_units_to_rules 

Add units to rules
This commit is contained in:
Tim Ansell 2020-11-17 13:49:31 -08:00 committed by GitHub
parent 0fc6127233 9039be3779
commit f7932e137b
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
53 changed files with 2069 additions and 1366 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

825
docs/rules/periphery-rules.rst
View File

File diff suppressed because it is too large Load Diff

115
docs/rules/periphery/p018-x_dotdash.csv
View File

@ -1,52 +1,65 @@
Name,Description,Flags,Value
(x.1a),"p1m.md (OPC), DECA and AMKOR layers (pi1.dg, pmm.dg, rdl.dg, pi2.dg, ubm.dg, bump.dg) and mask data for p1m, met1, via, met2 must be on a grid of [mm]",,0.001
(x.1b),Data for SKY130 layout and mask on all layers except those mentioned in 1a must be on a grid of [mm] (except inside Seal ring),,0.005
(x.2),Angles permitted on: diff,,N/A
(x.2),"Angles permitted on: diff except for:\n- diff inside ""advSeal_6um* OR cuPillarAdvSeal_6um*"" pcell, \n- diff rings around the die at min total L>1000 um and W=0.3 um",,n x 90
(x.2),"Angles permitted on: tap (except inside :drc_tag:`areaid.en`), poly (except for ESD flare gates or gated_npn), li1(periphery), licon1, capm, mcon, via, via2. Anchors are exempted.",,n x 90
(x.2),Angles permitted on: via3 and via4. Anchors are exempted.,,n x 90
(x.2a),Analog circuits identified by :drc_tag:`areaid.analog` to use rectangular diff and tap geometries only; that are not to be merged into more complex shapes (T's or L's),,
(x.2c),"45 degree angles allowed on diff, tap inside UHVI",,
(x.3),Angles permitted on all other layers and in the seal ring for all the layers,,
(x.3a),"Angles permitted on all other layers except WLCSP layers (pmm, rdl, pmm2, ubm and bump)",,n x 45
(x.4),Electrical DR cover layout guidelines for electromigration,NC,
(x.5),"All ""pin""polygons must be within the ""drawing"" polygons of the layer",AL,
(x.6),All intra-layer separation checks will include a notch check,,
(x.7),Mask layer line and space checks must be done on all layers (checked with s.x rules),NC,
(x.8),"Use of areaid ""core"" layer (""coreid"") must be approved by technology",NC,
(x.9),"Shapes on maskAdd or maskDrop layers (""serifs"") are allowed in core only. Exempted are: \n- cfom md/mp inside ""advSeal_6um* OR cuPillarAdvSeal_6um*"" pcell \n- diff rings around the die at min total L>1000 um and W=0.3 um, and PMM/PDMM inside areaid:sl",,
(x.9),"Shapes on maskAdd or maskDrop layers (""serifs"") are allowed in core only. PMM/PDMM inside areaid:sl are excluded.",,N/A
(x.10),"Res purpose layer for (diff, poly) cannot overlap licon1",,
(x.11),Metal fuses are drawn in met2,LVS,N/A
(x.11),Metal fuses are drawn in met3,LVS,N/A
(x.11),Metal fuses are drawn in met4,LVS,
(x.\n12a\n12b\n12c),"To comply with the minimum spacing requirement for layer X in the frame:\n- Spacing of :drc_tag:`areaid.mt` to any non-ID layer\n- Enclosure of any non-ID layer by :drc_tag:`areaid.mt`\n- Rules exempted for cells with name ""*_buildspace""",F,
(x.12d),- Spacing of :drc_tag:`areaid.mt` to huge_metX (Exempt met3.dg),F,N/A
(x.12d),- Spacing of :drc_tag:`areaid.mt` to huge_metX (Exempt met5.dg),F,
(x.12e),- Enclosure of huge_metX by :drc_tag:`areaid.mt` (Exempt met3.dg),F,N/A
(x.12e),- Enclosure of huge_metX by :drc_tag:`areaid.mt` (Exempt met5.dg),F,
(x.13),Spacing between features located across areaid:ce is checked by …,,
(x.14),Width of features straddling areaid:ce is checked by …,,
(x.15a),"Drawn compatible, mask, and waffle-drop layers are allowed only inside areaid:mt (i.e., etest modules), or inside areaid:sl (i.e., between the outer and inner areaid:sl edges, but not in the die) or inside areaid:ft (i.e., frame, blankings). Exception: FOM/P1M/Metal waffle drop are allowed inside the die",P,
(x.15b),"Rule X.15a exempted for cpmm.dg inside cellnames ""PadPLfp"", ""padPLhp"", ""padPLstg"" and ""padPLwlbi"" (for the SKY130di-5r-gsmc flow)",EXEMPT,
(x.16),"Die must not overlap :drc_tag:`areaid.mt` (rule waived for test chips and exempted for cellnames ""*tech_CD_*"", ""*_techCD_*"", ""lazX_*"" or ""lazY_*"" )",,
(x.17),"All labels must be within the ""drawing"" polygons of the layer; This check is enabled by using switch ""floating_labels""; Identifies floating labels which appear as warnings in LVS. Using this check would enable cleaner LVS run; Not a gate for tapeout",,
(x.18),"Use redundant mcon, via, via2, via3 and via4 (Locations where additional vias/contacts can be added to existing single vias/contacts will be identified by this rule).\nSingle via under :drc_tag:`areaid.core` and :drc_tag:`areaid.standarc` are excluded from the single via check",RR,
(x.19),"Lower left corner of the seal ring should be at origin i.e (0,0)",,
(x.20),"Min spacing between pins on the same layer (center to center); Check enabled by switch ""IP_block""",,
(x.21),prunde.dg is allowed only inside :drc_tag:`areaid.mt` or :drc_tag:`areaid.sc`,,
(x.22),"No floating interconnects (poly, li1, met1-met5) or capm allowed; Rule flags interconnects with no path to poly, difftap or metal pins. Exempt floating layers can be excluded using poly_float, li1_float, m1_float, m2_float, m3_float, m4_float and m5_float text labels. Also flags an error if these text labels are placed on connected layers (not floating) and if the labels are not over the appropriate metal layer. \nIf floating interconnects need to be connected at a higher level (Parent IP or Full chip), such floating interconnects can be exempted using poly_tie, li1_tie, m1_tie, m2_tie, m3_tie, m4_tie and m5_tie text labels.\nIt is the responsibility of the IP owner and chip/product owner to communicate and agree to the node each of these texted lines is connected to, if there is any risk to how a line is tied, and to what node.\nOnly metals outside :drc_tag:`areaid.stdcell` are checked.\n
Name,Description,Flags,Value,Unit
(x.1a),"p1m.md (OPC), DECA and AMKOR layers (pi1.dg, pmm.dg, rdl.dg, pi2.dg, ubm.dg, bump.dg) and mask data for p1m, met1, via, met2 must be on a grid of mm",,0.001,mm
(x.1b),Data for SKY130 layout and mask on all layers except those mentioned in 1a must be on a grid of mm (except inside Seal ring),,0.005,mm
(x.2),Angles permitted on: diff,,N/A,N/A
(x.2),"Angles permitted on: diff except for:
- diff inside ""advSeal_6µm* OR cuPillarAdvSeal_6µm*"" pcell,
- diff rings around the die at min total L>1000 µm and W=0.3 µm",,n x 90,deg
(x.2),"Angles permitted on: tap (except inside :drc_tag:`areaid.en`), poly (except for ESD flare gates or gated_npn), li1(periphery), licon1, capm, mcon, via, via2. Anchors are exempted.",,n x 90,deg
(x.2),Angles permitted on: via3 and via4. Anchors are exempted.,,n x 90,deg
(x.2a),Analog circuits identified by :drc_tag:`areaid.analog` to use rectangular diff and tap geometries only; that are not to be merged into more complex shapes (T's or L's),,,
(x.2c),"45 degree angles allowed on diff, tap inside UHVI",,,
(x.3),Angles permitted on all other layers and in the seal ring for all the layers,,,
(x.3a),"Angles permitted on all other layers except WLCSP layers (pmm, rdl, pmm2, ubm and bump)",,n x 45,deg
(x.4),Electrical DR cover layout guidelines for electromigration,NC,,
(x.5),"All ""pin""polygons must be within the ""drawing"" polygons of the layer",AL,,
(x.6),All intra-layer separation checks will include a notch check,,,
(x.7),Mask layer line and space checks must be done on all layers (checked with s.x rules),NC,,
(x.8),"Use of areaid ""core"" layer (""coreid"") must be approved by technology",NC,,
(x.9),"Shapes on maskAdd or maskDrop layers (""serifs"") are allowed in core only. Exempted are:
- cfom md/mp inside ""advSeal_6um* OR cuPillarAdvSeal_6um*"" pcell
- diff rings around the die at min total L>1000 um and W=0.3 um, and PMM/PDMM inside areaid:sl",,,
(x.9),"Shapes on maskAdd or maskDrop layers (""serifs"") are allowed in core only. PMM/PDMM inside areaid:sl are excluded.",,N/A,N/A
(x.10),"Res purpose layer for (diff, poly) cannot overlap licon1",,,
(x.11),Metal fuses are drawn in met2,LVS,N/A,N/A
(x.11),Metal fuses are drawn in met3,LVS,N/A,N/A
(x.11),Metal fuses are drawn in met4,LVS,,
(x.\n12a\n12b\n12c),"To comply with the minimum spacing requirement for layer X in the frame:
- Spacing of :drc_tag:`areaid.mt` to any non-ID layer
- Enclosure of any non-ID layer by :drc_tag:`areaid.mt`
- Rules exempted for cells with name ""*_buildspace""",F,,
(x.12d),Spacing of :drc_tag:`areaid.mt` to huge_metX (Exempt met3.dg),F,N/A,N/A
(x.12d),Spacing of :drc_tag:`areaid.mt` to huge_metX (Exempt met5.dg),F,,
(x.12e),Enclosure of huge_metX by :drc_tag:`areaid.mt` (Exempt met3.dg),F,N/A,N/A
(x.12e),Enclosure of huge_metX by :drc_tag:`areaid.mt` (Exempt met5.dg),F,,
(x.13),Spacing between features located across areaid:ce is checked by …,,,
(x.14),Width of features straddling areaid:ce is checked by …,,,
(x.15a),"Drawn compatible, mask, and waffle-drop layers are allowed only inside areaid:mt (i.e., etest modules), or inside areaid:sl (i.e., between the outer and inner areaid:sl edges, but not in the die) or inside areaid:ft (i.e., frame, blankings). Exception: FOM/P1M/Metal waffle drop are allowed inside the die",P,,
(x.15b),"Rule X.15a exempted for cpmm.dg inside cellnames ""PadPLfp"", ""padPLhp"", ""padPLstg"" and ""padPLwlbi"" (for the SKY130di-5r-gsmc flow)",EXEMPT,,
(x.16),"Die must not overlap :drc_tag:`areaid.mt` (rule waived for test chips and exempted for cellnames ""*tech_CD_*"", ""*_techCD_*"", ""lazX_*"" or ""lazY_*"" )",,,
(x.17),"All labels must be within the ""drawing"" polygons of the layer; This check is enabled by using switch ""floating_labels""; Identifies floating labels which appear as warnings in LVS. Using this check would enable cleaner LVS run; Not a gate for tapeout",,,
(x.18),"| Use redundant mcon, via, via2, via3 and via4 (Locations where additional vias/contacts can be added to existing single vias/contacts will be identified by this rule).
| Single via under :drc_tag:`areaid.core` and :drc_tag:`areaid.standarc` are excluded from the single via check",RR,,
(x.19),"Lower left corner of the seal ring should be at origin i.e (0,0)",,,
(x.20),"Min spacing between pins on the same layer (center to center); Check enabled by switch ""IP_block""",,,
(x.21),prunde.dg is allowed only inside :drc_tag:`areaid.mt` or :drc_tag:`areaid.sc`,,,
(x.22),"| No floating interconnects (poly, li1, met1-met5) or capm allowed; Rule flags interconnects with no path to poly, difftap or metal pins. Exempt floating layers can be excluded using poly_float, li1_float, m1_float, m2_float, m3_float, m4_float and m5_float text labels. Also flags an error if these text labels are placed on connected layers (not floating) and if the labels are not over the appropriate metal layer.
| If floating interconnects need to be connected at a higher level (Parent IP or Full chip), such floating interconnects can be exempted using poly_tie, li1_tie, m1_tie, m2_tie, m3_tie, m4_tie and m5_tie text labels.
| It is the responsibility of the IP owner and chip/product owner to communicate and agree to the node each of these texted lines is connected to, if there is any risk to how a line is tied, and to what node.
| Only metals outside :drc_tag:`areaid.stdcell` are checked.
|
The following are exempt from x.22 violations: _techCD_ , inductor.dg, modulecut, capacitors and s8blerf
The 'notPublicCell' switch will deactivate this rule",RC,
(x.23a),:drc_tag:`areaid.sl` must not overlap diff,,N/A
(x.23b),diff cannot straddle :drc_tag:`areaid.sl`,,
(x.23c),":drc_tag:`areaid.sl` must not overlap tap, poly, li1 and metX",,
(x.23d),":drc_tag:`areaid.sl` must not overlap tap, poly",,N/A
(x.23e),"areaid:sl must not overlap li1 and metX for pcell ""advSeal_6um""",,N/A
(x.23f),"areaid:SubstrateCut (:drc_tag:`areaid.st`, local_sub) must not straddle p+ tap",RR,
(x.24),condiode label must be in iso_pwell,,
(x.25),"pnp.dg must be only within cell name ""s8rf_pnp"", ""s8rf_pnp5x"" or ""s8tesd_iref_pnp"", ""stk14ecx_*""",,
(x.26),"""advSeal_6um"" pcell must overlap diff",,
(x.27),"If the sealring is present, then partnum is required. To exempt the requirement, place text.dg saying ""partnum_not_necessary"".\n""partnum*block"" pcell should be used instead of ""partnum*"" pcells",RR,N/A
(x.28),Min width of :drc_tag:`areaid.sl`,,N/A
(x.29),nfet must be enclosed by dnwell. Rule is checked when switch nfet_in_dnwell is turned on.,,
The 'notPublicCell' switch will deactivate this rule",RC,,
(x.23a),:drc_tag:`areaid.sl` must not overlap diff,,N/A,N/A
(x.23b),diff cannot straddle :drc_tag:`areaid.sl`,,,
(x.23c),":drc_tag:`areaid.sl` must not overlap tap, poly, li1 and metX",,,
(x.23d),":drc_tag:`areaid.sl` must not overlap tap, poly",,N/A,N/A
(x.23e),"areaid:sl must not overlap li1 and metX for pcell ""advSeal_6um""",,N/A,N/A
(x.23f),"areaid:SubstrateCut (:drc_tag:`areaid.st`, local_sub) must not straddle p+ tap",RR,,
(x.24),condiode label must be in iso_pwell,,,
(x.25),"pnp.dg must be only within cell name ""s8rf_pnp"", ""s8rf_pnp5x"" or ""s8tesd_iref_pnp"", ""stk14ecx_*""",,,
(x.26),"""advSeal_6um"" pcell must overlap diff",,,
(x.27),"| If the sealring is present, then partnum is required. To exempt the requirement, place text.dg saying ""partnum_not_necessary"".
| ""partnum*block"" pcell should be used instead of ""partnum*"" pcells",RR,N/A,N/A
(x.28),Min width of :drc_tag:`areaid.sl`,,N/A,N/A
(x.29),nfet must be enclosed by dnwell. Rule is checked when switch nfet_in_dnwell is turned on.,,,

1 Name Description Flags Value Unit
2 (x.1a) p1m.md (OPC), DECA and AMKOR layers (pi1.dg, pmm.dg, rdl.dg, pi2.dg, ubm.dg, bump.dg) and mask data for p1m, met1, via, met2 must be on a grid of [mm] p1m.md (OPC), DECA and AMKOR layers (pi1.dg, pmm.dg, rdl.dg, pi2.dg, ubm.dg, bump.dg) and mask data for p1m, met1, via, met2 must be on a grid of mm 0.001 mm
3 (x.1b) Data for SKY130 layout and mask on all layers except those mentioned in 1a must be on a grid of [mm] (except inside Seal ring) Data for SKY130 layout and mask on all layers except those mentioned in 1a must be on a grid of mm (except inside Seal ring) 0.005 mm
4 (x.2) Angles permitted on: diff N/A N/A
5 (x.2) Angles permitted on: diff except for:\n- diff inside "advSeal_6um* OR cuPillarAdvSeal_6um*" pcell, \n- diff rings around the die at min total L>1000 um and W=0.3 um Angles permitted on: diff except for: - diff inside "advSeal_6µm* OR cuPillarAdvSeal_6µm*" pcell, - diff rings around the die at min total L>1000 µm and W=0.3 µm n x 90 deg
6 (x.2) Angles permitted on: tap (except inside :drc_tag:`areaid.en`), poly (except for ESD flare gates or gated_npn), li1(periphery), licon1, capm, mcon, via, via2. Anchors are exempted. n x 90 deg
7 (x.2) Angles permitted on: via3 and via4. Anchors are exempted. n x 90 deg
8 (x.2a) Analog circuits identified by :drc_tag:`areaid.analog` to use rectangular diff and tap geometries only; that are not to be merged into more complex shapes (T's or L's)
9 (x.2c) 45 degree angles allowed on diff, tap inside UHVI
10 (x.3) Angles permitted on all other layers and in the seal ring for all the layers
11 (x.3a) Angles permitted on all other layers except WLCSP layers (pmm, rdl, pmm2, ubm and bump) n x 45 deg
12 (x.4) Electrical DR cover layout guidelines for electromigration NC
13 (x.5) All "pin"polygons must be within the "drawing" polygons of the layer AL
14 (x.6) All intra-layer separation checks will include a notch check
15 (x.7) Mask layer line and space checks must be done on all layers (checked with s.x rules) NC
16 (x.8) Use of areaid "core" layer ("coreid") must be approved by technology NC
17 (x.9) Shapes on maskAdd or maskDrop layers ("serifs") are allowed in core only. Exempted are: \n- cfom md/mp inside "advSeal_6um* OR cuPillarAdvSeal_6um*" pcell \n- diff rings around the die at min total L>1000 um and W=0.3 um, and PMM/PDMM inside areaid:sl Shapes on maskAdd or maskDrop layers ("serifs") are allowed in core only. Exempted are: - cfom md/mp inside "advSeal_6um* OR cuPillarAdvSeal_6um*" pcell - diff rings around the die at min total L>1000 um and W=0.3 um, and PMM/PDMM inside areaid:sl
18 (x.9) Shapes on maskAdd or maskDrop layers ("serifs") are allowed in core only. PMM/PDMM inside areaid:sl are excluded. N/A N/A
19 (x.10) Res purpose layer for (diff, poly) cannot overlap licon1
20 (x.11) Metal fuses are drawn in met2 LVS N/A N/A
21 (x.11) Metal fuses are drawn in met3 LVS N/A N/A
22 (x.11) Metal fuses are drawn in met4 LVS
23 (x.\n12a\n12b\n12c) To comply with the minimum spacing requirement for layer X in the frame:\n- Spacing of :drc_tag:`areaid.mt` to any non-ID layer\n- Enclosure of any non-ID layer by :drc_tag:`areaid.mt`\n- Rules exempted for cells with name "*_buildspace" To comply with the minimum spacing requirement for layer X in the frame: - Spacing of :drc_tag:`areaid.mt` to any non-ID layer - Enclosure of any non-ID layer by :drc_tag:`areaid.mt` - Rules exempted for cells with name "*_buildspace" F
24 (x.12d) - Spacing of :drc_tag:`areaid.mt` to huge_metX (Exempt met3.dg) Spacing of :drc_tag:`areaid.mt` to huge_metX (Exempt met3.dg) F N/A N/A
25 (x.12d) - Spacing of :drc_tag:`areaid.mt` to huge_metX (Exempt met5.dg) Spacing of :drc_tag:`areaid.mt` to huge_metX (Exempt met5.dg) F
26 (x.12e) - Enclosure of huge_metX by :drc_tag:`areaid.mt` (Exempt met3.dg) Enclosure of huge_metX by :drc_tag:`areaid.mt` (Exempt met3.dg) F N/A N/A
27 (x.12e) - Enclosure of huge_metX by :drc_tag:`areaid.mt` (Exempt met5.dg) Enclosure of huge_metX by :drc_tag:`areaid.mt` (Exempt met5.dg) F
28 (x.13) Spacing between features located across areaid:ce is checked by …
29 (x.14) Width of features straddling areaid:ce is checked by …
30 (x.15a) Drawn compatible, mask, and waffle-drop layers are allowed only inside areaid:mt (i.e., etest modules), or inside areaid:sl (i.e., between the outer and inner areaid:sl edges, but not in the die) or inside areaid:ft (i.e., frame, blankings). Exception: FOM/P1M/Metal waffle drop are allowed inside the die P
31 (x.15b) Rule X.15a exempted for cpmm.dg inside cellnames "PadPLfp", "padPLhp", "padPLstg" and "padPLwlbi" (for the SKY130di-5r-gsmc flow) EXEMPT
32 (x.16) Die must not overlap :drc_tag:`areaid.mt` (rule waived for test chips and exempted for cellnames "*tech_CD_*", "*_techCD_*", "lazX_*" or "lazY_*" )
33 (x.17) All labels must be within the "drawing" polygons of the layer; This check is enabled by using switch "floating_labels"; Identifies floating labels which appear as warnings in LVS. Using this check would enable cleaner LVS run; Not a gate for tapeout
34 (x.18) Use redundant mcon, via, via2, via3 and via4 (Locations where additional vias/contacts can be added to existing single vias/contacts will be identified by this rule).\nSingle via under :drc_tag:`areaid.core` and :drc_tag:`areaid.standarc` are excluded from the single via check | Use redundant mcon, via, via2, via3 and via4 (Locations where additional vias/contacts can be added to existing single vias/contacts will be identified by this rule). | Single via under :drc_tag:`areaid.core` and :drc_tag:`areaid.standarc` are excluded from the single via check RR
35 (x.19) Lower left corner of the seal ring should be at origin i.e (0,0)
36 (x.20) Min spacing between pins on the same layer (center to center); Check enabled by switch "IP_block"
37 (x.21) prunde.dg is allowed only inside :drc_tag:`areaid.mt` or :drc_tag:`areaid.sc`
38 (x.22) No floating interconnects (poly, li1, met1-met5) or capm allowed; Rule flags interconnects with no path to poly, difftap or metal pins. Exempt floating layers can be excluded using poly_float, li1_float, m1_float, m2_float, m3_float, m4_float and m5_float text labels. Also flags an error if these text labels are placed on connected layers (not floating) and if the labels are not over the appropriate metal layer. \nIf floating interconnects need to be connected at a higher level (Parent IP or Full chip), such floating interconnects can be exempted using poly_tie, li1_tie, m1_tie, m2_tie, m3_tie, m4_tie and m5_tie text labels.\nIt is the responsibility of the IP owner and chip/product owner to communicate and agree to the node each of these texted lines is connected to, if there is any risk to how a line is tied, and to what node.\nOnly metals outside :drc_tag:`areaid.stdcell` are checked.\n The following are exempt from x.22 violations: _techCD_ , inductor.dg, modulecut, capacitors and s8blerf The 'notPublicCell' switch will deactivate this rule | No floating interconnects (poly, li1, met1-met5) or capm allowed; Rule flags interconnects with no path to poly, difftap or metal pins. Exempt floating layers can be excluded using poly_float, li1_float, m1_float, m2_float, m3_float, m4_float and m5_float text labels. Also flags an error if these text labels are placed on connected layers (not floating) and if the labels are not over the appropriate metal layer. | If floating interconnects need to be connected at a higher level (Parent IP or Full chip), such floating interconnects can be exempted using poly_tie, li1_tie, m1_tie, m2_tie, m3_tie, m4_tie and m5_tie text labels. | It is the responsibility of the IP owner and chip/product owner to communicate and agree to the node each of these texted lines is connected to, if there is any risk to how a line is tied, and to what node. | Only metals outside :drc_tag:`areaid.stdcell` are checked. | The following are exempt from x.22 violations: _techCD_ , inductor.dg, modulecut, capacitors and s8blerf The 'notPublicCell' switch will deactivate this rule RC
39 (x.23a) :drc_tag:`areaid.sl` must not overlap diff N/A N/A
40 (x.23b) diff cannot straddle :drc_tag:`areaid.sl`
41 (x.23c) :drc_tag:`areaid.sl` must not overlap tap, poly, li1 and metX
42 (x.23d) :drc_tag:`areaid.sl` must not overlap tap, poly N/A N/A
43 (x.23e) areaid:sl must not overlap li1 and metX for pcell "advSeal_6um" N/A N/A
44 (x.23f) areaid:SubstrateCut (:drc_tag:`areaid.st`, local_sub) must not straddle p+ tap RR
45 (x.24) condiode label must be in iso_pwell
46 (x.25) pnp.dg must be only within cell name "s8rf_pnp", "s8rf_pnp5x" or "s8tesd_iref_pnp", "stk14ecx_*"
47 (x.26) "advSeal_6um" pcell must overlap diff
48 (x.27) | If the sealring is present, then partnum is required. To exempt the requirement, place text.dg saying "partnum_not_necessary". | "partnum*block" pcell should be used instead of "partnum*" pcells RR N/A N/A
49 (x.28) Min width of :drc_tag:`areaid.sl` N/A N/A
50 (x.29) nfet must be enclosed by dnwell. Rule is checked when switch nfet_in_dnwell is turned on.
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65

22
docs/rules/periphery/p020-dnwell_dotdash.csv
View File

@ -1,11 +1,11 @@
Name,Description,Flags,Value
(dnwell.2),Min width of deep nwell,,3.000
(dnwell.3),Min spacing between deep nwells. Rule exempt inside UHVI.,,6.300
(dnwell.3a),Min spacing between deep nwells on same net inside UHVI.,,N/A
(dnwell.3b),Min spacing between deep-nwells inside UHVI and deep-nwell outside UHVI,,N/A
(dnwell.3c),Min spacing between deep-nwells inside UHVI and nwell outsideUHVI,,N/A
(dnwell.3d),Min spacing between deep-nwells inside UHVI on different nets,,N/A
(dnwell.4),Dnwell can not overlap pnp:dg,,
(dnwell.5),P+_diff can not straddle Dnwell,,
(dnwell.6),RF NMOS must be enclosed by deep nwell (RF FETs are listed in $DESIGN/config/tech/model_set/calibre/fixed_layout_model_map of corresponding techs),,
(dnwell.7),Dnwell can not straddle areaid:substratecut,,
Name,Description,Flags,Value,Unit
(dnwell.2),Min width of deep nwell,,3.000,µm
(dnwell.3),Min spacing between deep nwells. Rule exempt inside UHVI.,,6.300,µm
(dnwell.3a),Min spacing between deep nwells on same net inside UHVI.,,N/A,N/A
(dnwell.3b),Min spacing between deep-nwells inside UHVI and deep-nwell outside UHVI,,N/A,N/A
(dnwell.3c),Min spacing between deep-nwells inside UHVI and nwell outsideUHVI,,N/A,N/A
(dnwell.3d),Min spacing between deep-nwells inside UHVI on different nets,,N/A,N/A
(dnwell.4),Dnwell can not overlap pnp:dg,,,
(dnwell.5),P+_diff can not straddle Dnwell,,,
(dnwell.6),RF NMOS must be enclosed by deep nwell (RF FETs are listed in $DESIGN/config/tech/model_set/calibre/fixed_layout_model_map of corresponding techs),,,
(dnwell.7),Dnwell can not straddle areaid:substratecut,,,

1 Name Description Flags Value Unit
2 (dnwell.2) Min width of deep nwell 3.000 µm
3 (dnwell.3) Min spacing between deep nwells. Rule exempt inside UHVI. 6.300 µm
4 (dnwell.3a) Min spacing between deep nwells on same net inside UHVI. N/A N/A
5 (dnwell.3b) Min spacing between deep-nwells inside UHVI and deep-nwell outside UHVI N/A N/A
6 (dnwell.3c) Min spacing between deep-nwells inside UHVI and nwell outsideUHVI N/A N/A
7 (dnwell.3d) Min spacing between deep-nwells inside UHVI on different nets N/A N/A
8 (dnwell.4) Dnwell can not overlap pnp:dg
9 (dnwell.5) P+_diff can not straddle Dnwell
10 (dnwell.6) RF NMOS must be enclosed by deep nwell (RF FETs are listed in $DESIGN/config/tech/model_set/calibre/fixed_layout_model_map of corresponding techs)
11 (dnwell.7) Dnwell can not straddle areaid:substratecut

20
docs/rules/periphery/p021-nwell_dotdash.csv
View File

@ -1,13 +1,13 @@
Name,Description,Flags,Value
(nwell.1),Width of nwell,,0.840
(nwell.2a),Spacing between two n-wells,,1.270
(nwell.2b),Manual merge wells if less than minimum,,
(nwell.4),All n-wells will contain metal-contacted tap (rule checks only for licon on tap) . Rule exempted from high voltage cells inside UHVI,,
Name,Description,Flags,Value,Unit
(nwell.1),Width of nwell,,0.840,µm
(nwell.2a),Spacing between two n-wells,,1.270,µm
(nwell.2b),Manual merge wells if less than minimum,,,
(nwell.4),All n-wells will contain metal-contacted tap (rule checks only for licon on tap) . Rule exempted from high voltage cells inside UHVI,,,
(nwell.5),"Deep nwell must be enclosed by nwell by atleast... Exempted inside UHVI or :drc_tag:`areaid.lw`
Nwells can merge over deep nwell if spacing too small (as in rule nwell.2)",TC,0.400
(nwell.5a),min enclosure of nwell by dnwell inside UHVI,,N/A
(nwell.5b),nwell inside UHVI must not be on the same net as nwell outside UHVI,,N/A
(nwell.6),Min enclosure of nwell hole by deep nwell outside UHVI,TC,1.030
Nwells can merge over deep nwell if spacing too small (as in rule nwell.2)",TC,0.400,µm
(nwell.5a),min enclosure of nwell by dnwell inside UHVI,,N/A,N/A
(nwell.5b),nwell inside UHVI must not be on the same net as nwell outside UHVI,,N/A,N/A
(nwell.6),Min enclosure of nwell hole by deep nwell outside UHVI,TC,1.030,µm
(nwell.7),"Min spacing between nwell and deep nwell on separate nets
Spacing between nwell and deep nwell on the same net is set by the sum of the rules nwell.2 and nwell.5. By default, DRC run on a cell checks for the separate-net spacing, when nwell and deep nwell nets are separate within the cell hierarchy and are joined in the upper hierarchy. To allow net names to be joined and make the same-net rule applicable in this case, the ""joinNets"" switch should be turned on.
waffle_chip",TC,4.500
waffle_chip",TC,4.500,µm

1 Name Description Flags Value Unit
2 (nwell.1) Width of nwell 0.840 µm
3 (nwell.2a) Spacing between two n-wells 1.270 µm
4 (nwell.2b) Manual merge wells if less than minimum
5 (nwell.4) All n-wells will contain metal-contacted tap (rule checks only for licon on tap) . Rule exempted from high voltage cells inside UHVI
6 (nwell.5) Deep nwell must be enclosed by nwell by atleast... Exempted inside UHVI or :drc_tag:`areaid.lw` Nwells can merge over deep nwell if spacing too small (as in rule nwell.2) TC 0.400 µm
7 (nwell.5a) min enclosure of nwell by dnwell inside UHVI N/A N/A
8 (nwell.5b) nwell inside UHVI must not be on the same net as nwell outside UHVI N/A N/A
9 (nwell.6) Min enclosure of nwell hole by deep nwell outside UHVI TC 1.030 µm
10 (nwell.7) Min spacing between nwell and deep nwell on separate nets Spacing between nwell and deep nwell on the same net is set by the sum of the rules nwell.2 and nwell.5. By default, DRC run on a cell checks for the separate-net spacing, when nwell and deep nwell nets are separate within the cell hierarchy and are joined in the upper hierarchy. To allow net names to be joined and make the same-net rule applicable in this case, the "joinNets" switch should be turned on. waffle_chip TC 4.500 µm
11
12
13

12
docs/rules/periphery/p022-pwbm_dotdash.csv
View File

@ -1,6 +1,6 @@
Name,Description,Flags,Value
(pwbm.1),Min width of pwbm.dg,,N/A
(pwbm.2),Min spacing between two pwbm.dg inside UHVI,,N/A
(pwbm.3),Min enclosure of dnwell:dg by pwbm.dg inside UHVI (exempt pwbm hole inside dnwell),,N/A
(pwbm.4),dnwell inside UHVI must be enclosed by pwbm (exempt pwbm hole inside dnwell),,N/A
(pwbm.5),Min Space between two pwbm holes inside UHVI,,N/A
Name,Description,Flags,Value,Unit
(pwbm.1),Min width of pwbm.dg,,N/A,N/A
(pwbm.2),Min spacing between two pwbm.dg inside UHVI,,N/A,N/A
(pwbm.3),Min enclosure of dnwell:dg by pwbm.dg inside UHVI (exempt pwbm hole inside dnwell),,N/A,N/A
(pwbm.4),dnwell inside UHVI must be enclosed by pwbm (exempt pwbm hole inside dnwell),,N/A,N/A
(pwbm.5),Min Space between two pwbm holes inside UHVI,,N/A,N/A

1 Name Description Flags Value Unit
2 (pwbm.1) Min width of pwbm.dg N/A N/A
3 (pwbm.2) Min spacing between two pwbm.dg inside UHVI N/A N/A
4 (pwbm.3) Min enclosure of dnwell:dg by pwbm.dg inside UHVI (exempt pwbm hole inside dnwell) N/A N/A
5 (pwbm.4) dnwell inside UHVI must be enclosed by pwbm (exempt pwbm hole inside dnwell) N/A N/A
6 (pwbm.5) Min Space between two pwbm holes inside UHVI N/A N/A

14
docs/rules/periphery/p022-pwdem_dotdash.csv
View File

@ -1,7 +1,7 @@
Name,Description,Flags,Value
(pwdem.1),Min width of pwdem.dg,,N/A
(pwdem.2),Min spacing between two pwdem.dg inside UHVI on same net,,N/A
(pwdem.3),Min enclosure of pwdem:dg by pwbm.dg inside UHVI,,N/A
(pwdem.4),pwdem.dg must be enclosed by UHVI,,N/A
(pwdem.5),pwdem.dg inside UHVI must be enclosed by deep nwell,,N/A
(pwdem.6),Min enclosure of pwdem:dg by deep nwell inside UHVI,,N/A
Name,Description,Flags,Value,Unit
(pwdem.1),Min width of pwdem.dg,,N/A,N/A
(pwdem.2),Min spacing between two pwdem.dg inside UHVI on same net,,N/A,N/A
(pwdem.3),Min enclosure of pwdem:dg by pwbm.dg inside UHVI,,N/A,N/A
(pwdem.4),pwdem.dg must be enclosed by UHVI,,N/A,N/A
(pwdem.5),pwdem.dg inside UHVI must be enclosed by deep nwell,,N/A,N/A
(pwdem.6),Min enclosure of pwdem:dg by deep nwell inside UHVI,,N/A,N/A

1 Name Description Flags Value Unit
2 (pwdem.1) Min width of pwdem.dg N/A N/A
3 (pwdem.2) Min spacing between two pwdem.dg inside UHVI on same net N/A N/A
4 (pwdem.3) Min enclosure of pwdem:dg by pwbm.dg inside UHVI N/A N/A
5 (pwdem.4) pwdem.dg must be enclosed by UHVI N/A N/A
6 (pwdem.5) pwdem.dg inside UHVI must be enclosed by deep nwell N/A N/A
7 (pwdem.6) Min enclosure of pwdem:dg by deep nwell inside UHVI N/A N/A

14
docs/rules/periphery/p023-hvtp_dotdash.csv
View File

@ -1,7 +1,7 @@
Name,Description,Flags,Value
(hvtp.1),Min width of hvtp,,0.380
(hvtp.2),Min spacing between hvtp to hvtp,,0.380
(hvtp.3),Min enclosure of pfet by hvtp,P,0.180
(hvtp.4),Min spacing between pfet and hvtp,P,0.180
(hvtp.5),Min area of hvtp (um^2),,0.265
(hvtp.6),Min area of hvtp Holes (um^2),,0.265
Name,Description,Flags,Value,Unit
(hvtp.1),Min width of hvtp,,0.380,µm
(hvtp.2),Min spacing between hvtp to hvtp,,0.380,µm
(hvtp.3),Min enclosure of pfet by hvtp,P,0.180,µm
(hvtp.4),Min spacing between pfet and hvtp,P,0.180,µm
(hvtp.5),Min area of hvtp,,0.265,µm²
(hvtp.6),Min area of hvtp Holes,,0.265,µm²

1 Name Description Flags Value Unit
2 (hvtp.1) Min width of hvtp 0.380 µm
3 (hvtp.2) Min spacing between hvtp to hvtp 0.380 µm
4 (hvtp.3) Min enclosure of pfet by hvtp P 0.180 µm
5 (hvtp.4) Min spacing between pfet and hvtp P 0.180 µm
6 (hvtp.5) Min area of hvtp (um^2) Min area of hvtp 0.265 µm²
7 (hvtp.6) Min area of hvtp Holes (um^2) Min area of hvtp Holes 0.265 µm²

8
docs/rules/periphery/p024-hvtr_dotdash.csv
View File

@ -1,4 +1,4 @@
Name,Description,Flags,Value
(hvtr.1),Min width of hvtr,,0.380
(hvtr.2),Min spacing between hvtp to hvtr,,0.380
(hvtr.3),Min enclosure of pfet by hvtr,P,0.180
Name,Description,Flags,Value,Unit
(hvtr.1),Min width of hvtr,,0.380,µm
(hvtr.2),Min spacing between hvtp to hvtr,,0.380,µm
(hvtr.3),Min enclosure of pfet by hvtr,P,0.180,µm

1 Name Description Flags Value Unit
2 (hvtr.1) Min width of hvtr 0.380 µm
3 (hvtr.2) Min spacing between hvtp to hvtr 0.380 µm
4 (hvtr.3) Min enclosure of pfet by hvtr P 0.180 µm

22
docs/rules/periphery/p024-lvtn_dotdash.csv
View File

@ -1,11 +1,11 @@
Name,Description,Flags,Value
(lvtn.1a),Min width of lvtn,,0.380
(lvtn.2),Min space lvtn to lvtn,,0.380
(lvtn.3a),Min spacing of lvtn to gate. Rule exempted inside UHVI.,P,0.180
(lvtn.3b),Min spacing of lvtn to pfet along the S/D direction,P,0.235
(lvtn.4b),Min enclosure of gate by lvtn. Rule exempted inside UHVI.,P,0.180
(lvtn.9),"Min spacing, no overlap, between lvtn and hvtp",,0.380
(lvtn.10),Min enclosure of lvtn by (nwell not overlapping Var_channel) (exclude coincident edges),,0.380
(lvtn.12),Min spacing between lvtn and (nwell inside :drc_tag:`areaid.ce`),,0.380
(lvtn.13),Min area of lvtn (um^2),,0.265
(lvtn.14),Min area of lvtn Holes (um^2),,0.265
Name,Description,Flags,Value,Unit
(lvtn.1a),Min width of lvtn,,0.380,µm
(lvtn.2),Min space lvtn to lvtn,,0.380,µm
(lvtn.3a),Min spacing of lvtn to gate. Rule exempted inside UHVI.,P,0.180,µm
(lvtn.3b),Min spacing of lvtn to pfet along the S/D direction,P,0.235,µm
(lvtn.4b),Min enclosure of gate by lvtn. Rule exempted inside UHVI.,P,0.180,µm
(lvtn.9),"Min spacing, no overlap, between lvtn and hvtp",,0.380,µm
(lvtn.10),Min enclosure of lvtn by (nwell not overlapping Var_channel) (exclude coincident edges),,0.380,µm
(lvtn.12),Min spacing between lvtn and (nwell inside :drc_tag:`areaid.ce`),,0.380,µm
(lvtn.13),Min area of lvtn,,0.265,µm²
(lvtn.14),Min area of lvtn Holes,,0.265,µm²

1 Name Description Flags Value Unit
2 (lvtn.1a) Min width of lvtn 0.380 µm
3 (lvtn.2) Min space lvtn to lvtn 0.380 µm
4 (lvtn.3a) Min spacing of lvtn to gate. Rule exempted inside UHVI. P 0.180 µm
5 (lvtn.3b) Min spacing of lvtn to pfet along the S/D direction P 0.235 µm
6 (lvtn.4b) Min enclosure of gate by lvtn. Rule exempted inside UHVI. P 0.180 µm
7 (lvtn.9) Min spacing, no overlap, between lvtn and hvtp 0.380 µm
8 (lvtn.10) Min enclosure of lvtn by (nwell not overlapping Var_channel) (exclude coincident edges) 0.380 µm
9 (lvtn.12) Min spacing between lvtn and (nwell inside :drc_tag:`areaid.ce`) 0.380 µm
10 (lvtn.13) Min area of lvtn (um^2) Min area of lvtn 0.265 µm²
11 (lvtn.14) Min area of lvtn Holes (um^2) Min area of lvtn Holes 0.265 µm²

24
docs/rules/periphery/p025-ncm_dotdash.csv
View File

@ -1,12 +1,12 @@
Name,Description,Flags,Value
(ncm.X.2),Ncm overlapping areaid:ce is checked for core rules only,,
(ncm.X.3),Ncm overlapping core cannot overlap N+diff in periphery,TC,
(ncm.1),Width of ncm,,0.380
(ncm.2a),Spacing of ncm to ncm,,0.380
(ncm.2b),Manual merge ncm if space is below minimum,,
(ncm.3),Min enclosure of P+diff by Ncm,P,0.180
(ncm.4),Min enclosure of P+diff within (areaid:ed AndNot areaid:de) by Ncm,P,0.180
(ncm.5),"Min space, no overlap, between ncm and (LVTN_gate) OR (diff containing lvtn)",P,0.230
(ncm.6),"Min space, no overlap, between ncm and nfet",P,0.200
(ncm.7),Min area of ncm (um^2),,0.265
(ncm.8),Min area of ncm Holes (um^2),,0.265
Name,Description,Flags,Value,Unit
(ncm.X.2),Ncm overlapping areaid:ce is checked for core rules only,,,
(ncm.X.3),Ncm overlapping core cannot overlap N+diff in periphery,TC,,
(ncm.1),Width of ncm,,0.380,µm
(ncm.2a),Spacing of ncm to ncm,,0.380,µm
(ncm.2b),Manual merge ncm if space is below minimum,,,
(ncm.3),Min enclosure of P+diff by Ncm,P,0.180,µm
(ncm.4),Min enclosure of P+diff within (areaid:ed AndNot areaid:de) by Ncm,P,0.180,µm
(ncm.5),"Min space, no overlap, between ncm and (LVTN_gate) OR (diff containing lvtn)",P,0.230,µm
(ncm.6),"Min space, no overlap, between ncm and nfet",P,0.200,µm
(ncm.7),Min area of ncm,,0.265,µm²
(ncm.8),Min area of ncm Holes,,0.265,µm²

1 Name Description Flags Value Unit
2 (ncm.X.2) Ncm overlapping areaid:ce is checked for core rules only
3 (ncm.X.3) Ncm overlapping core cannot overlap N+diff in periphery TC
4 (ncm.1) Width of ncm 0.380 µm
5 (ncm.2a) Spacing of ncm to ncm 0.380 µm
6 (ncm.2b) Manual merge ncm if space is below minimum
7 (ncm.3) Min enclosure of P+diff by Ncm P 0.180 µm
8 (ncm.4) Min enclosure of P+diff within (areaid:ed AndNot areaid:de) by Ncm P 0.180 µm
9 (ncm.5) Min space, no overlap, between ncm and (LVTN_gate) OR (diff containing lvtn) P 0.230 µm
10 (ncm.6) Min space, no overlap, between ncm and nfet P 0.200 µm
11 (ncm.7) Min area of ncm (um^2) Min area of ncm 0.265 µm²
12 (ncm.8) Min area of ncm Holes (um^2) Min area of ncm Holes 0.265 µm²

32
docs/rules/periphery/p026-difftap_dotdash.csv
View File

@ -1,16 +1,16 @@
Name,Description,Flags,Value
(difftap.1),Width of diff or tap,P,0.150
(difftap.2),"Minimum channel width (Diff And Poly) except for FETs inside :drc_tag:`areaid.sc`: Rule exempted in the SP8* flows only, for the cells listed in rule difftap.2a",P,0.420
(difftap.2a),"Minimum channel width (Diff And Poly) for cell names ""s8cell_ee_plus_sseln_a"", ""s8cell_ee_plus_sseln_b"", ""s8cell_ee_plus_sselp_a"", ""s8cell_ee_plus_sselp_b"" , ""s8fpls_pl8"", ""s8fpls_rdrv4"" , ""s8fpls_rdrv4f"" and ""s8fpls_rdrv8""",P,NA
(difftap.2b),Minimum channel width (Diff And Poly) for FETs inside :drc_tag:`areaid.sc`,P,0.360
(difftap.3),"Spacing of diff to diff, tap to tap, or non-abutting diff to tap",,0.270
(difftap.4),Min tap bound by one diffusion,,0.290
(difftap.5),Min tap bound by two diffusions,P,0.400
(difftap.6),Diff and tap are not allowed to extend beyond their abutting edge,,
(difftap.7),Spacing of diff/tap abutting edge to a non-conciding diff or tap edge,NE,0.130
(difftap.8),Enclosure of (p+) diffusion by N-well. Rule exempted inside UHVI.,DE NE P,0.180
(difftap.9),Spacing of (n+) diffusion to N-well outside UHVI,DE NE P,0.340
(difftap.10),Enclosure of (n+) tap by N-well. Rule exempted inside UHVI.,NE P,0.180
(difftap.11),Spacing of (p+) tap to N-well. Rule exempted inside UHVI.,,0.130
(difftap.12),ESD_nwell_tap is considered shorted to the abutting diff,NC,
(difftap.13),Diffusion or the RF FETS in Table H5 is defined by Ldiff and Wdiff.,,
Name,Description,Flags,Value,Unit
(difftap.1),Width of diff or tap,P,0.150,µm
(difftap.2),"Minimum channel width (Diff And Poly) except for FETs inside :drc_tag:`areaid.sc`: Rule exempted in the SP8* flows only, for the cells listed in rule difftap.2a",P,0.420,µm
(difftap.2a),"Minimum channel width (Diff And Poly) for cell names ""s8cell_ee_plus_sseln_a"", ""s8cell_ee_plus_sseln_b"", ""s8cell_ee_plus_sselp_a"", ""s8cell_ee_plus_sselp_b"" , ""s8fpls_pl8"", ""s8fpls_rdrv4"" , ""s8fpls_rdrv4f"" and ""s8fpls_rdrv8""",P,NA,µm
(difftap.2b),Minimum channel width (Diff And Poly) for FETs inside :drc_tag:`areaid.sc`,P,0.360,µm
(difftap.3),"Spacing of diff to diff, tap to tap, or non-abutting diff to tap",,0.270,µm
(difftap.4),Min tap bound by one diffusion,,0.290,
(difftap.5),Min tap bound by two diffusions,P,0.400,
(difftap.6),Diff and tap are not allowed to extend beyond their abutting edge,,,
(difftap.7),Spacing of diff/tap abutting edge to a non-conciding diff or tap edge,NE,0.130,µm
(difftap.8),Enclosure of (p+) diffusion by N-well. Rule exempted inside UHVI.,DE NE P,0.180,µm
(difftap.9),Spacing of (n+) diffusion to N-well outside UHVI,DE NE P,0.340,µm
(difftap.10),Enclosure of (n+) tap by N-well. Rule exempted inside UHVI.,NE P,0.180,µm
(difftap.11),Spacing of (p+) tap to N-well. Rule exempted inside UHVI.,,0.130,µm
(difftap.12),ESD_nwell_tap is considered shorted to the abutting diff,NC,,
(difftap.13),Diffusion or the RF FETS in Table H5 is defined by Ldiff and Wdiff.,,,

1 Name Description Flags Value Unit
2 (difftap.1) Width of diff or tap P 0.150 µm
3 (difftap.2) Minimum channel width (Diff And Poly) except for FETs inside :drc_tag:`areaid.sc`: Rule exempted in the SP8* flows only, for the cells listed in rule difftap.2a P 0.420 µm
4 (difftap.2a) Minimum channel width (Diff And Poly) for cell names "s8cell_ee_plus_sseln_a", "s8cell_ee_plus_sseln_b", "s8cell_ee_plus_sselp_a", "s8cell_ee_plus_sselp_b" , "s8fpls_pl8", "s8fpls_rdrv4" , "s8fpls_rdrv4f" and "s8fpls_rdrv8" P NA µm
5 (difftap.2b) Minimum channel width (Diff And Poly) for FETs inside :drc_tag:`areaid.sc` P 0.360 µm
6 (difftap.3) Spacing of diff to diff, tap to tap, or non-abutting diff to tap 0.270 µm
7 (difftap.4) Min tap bound by one diffusion 0.290
8 (difftap.5) Min tap bound by two diffusions P 0.400
9 (difftap.6) Diff and tap are not allowed to extend beyond their abutting edge
10 (difftap.7) Spacing of diff/tap abutting edge to a non-conciding diff or tap edge NE 0.130 µm
11 (difftap.8) Enclosure of (p+) diffusion by N-well. Rule exempted inside UHVI. DE NE P 0.180 µm
12 (difftap.9) Spacing of (n+) diffusion to N-well outside UHVI DE NE P 0.340 µm
13 (difftap.10) Enclosure of (n+) tap by N-well. Rule exempted inside UHVI. NE P 0.180 µm
14 (difftap.11) Spacing of (p+) tap to N-well. Rule exempted inside UHVI. 0.130 µm
15 (difftap.12) ESD_nwell_tap is considered shorted to the abutting diff NC
16 (difftap.13) Diffusion or the RF FETS in Table H5 is defined by Ldiff and Wdiff.

18
docs/rules/periphery/p027-tunm_dotdash.csv
View File

@ -1,9 +1,9 @@
Name,Description,Flags,Value
(tunm.1),Min width of tunm,,0.410
(tunm.2),Min spacing of tunm to tunm,,0.500
(tunm.3),Extension of tunm beyond (poly and diff),,0.095
(tunm.4),Min spacing of tunm to (poly and diff) outside tunm,,0.095
(tunm.5),(poly and diff) may not straddle tunm,,
(tunm.6a),Tunm outside deep n-well is not allowed,TC,
(tunm.7),Min tunm area,,0.672
(tunm.8),tunm must be enclosed by :drc_tag:`areaid.ce`,,
Name,Description,Flags,Value,Unit
(tunm.1),Min width of tunm,,0.410,µm
(tunm.2),Min spacing of tunm to tunm,,0.500,µm
(tunm.3),Extension of tunm beyond (poly and diff),,0.095,
(tunm.4),Min spacing of tunm to (poly and diff) outside tunm,,0.095,µm
(tunm.5),(poly and diff) may not straddle tunm,,,
(tunm.6a),Tunm outside deep n-well is not allowed,TC,,
(tunm.7),Min tunm area,,0.672,µm²
(tunm.8),tunm must be enclosed by :drc_tag:`areaid.ce`,,,

1 Name Description Flags Value Unit
2 (tunm.1) Min width of tunm 0.410 µm
3 (tunm.2) Min spacing of tunm to tunm 0.500 µm
4 (tunm.3) Extension of tunm beyond (poly and diff) 0.095
5 (tunm.4) Min spacing of tunm to (poly and diff) outside tunm 0.095 µm
6 (tunm.5) (poly and diff) may not straddle tunm
7 (tunm.6a) Tunm outside deep n-well is not allowed TC
8 (tunm.7) Min tunm area 0.672 µm²
9 (tunm.8) tunm must be enclosed by :drc_tag:`areaid.ce`

36
docs/rules/periphery/p028-poly_dotdash.csv
View File

@ -1,18 +1,18 @@
Name,Description,Flags,Value
(poly.X.1),All FETs would be checked for W/Ls as documented in spec 001-02735 (Exempt FETs that are pruned; exempt for W/L's inside :drc_tag:`areaid.sc` and inside cell name scs8*decap* and listed in the MRGA as a decap only W/L),,
(poly.X.1a),Min & max dummy_poly L is equal to min L allowed for corresponding device type (exempt rule for dummy_poly in cells listed on Table H3),,
(poly.1a),Width of poly,,0.150
(poly.1b),Min channel length (poly width) for pfet overlapping lvtn (exempt rule for dummy_poly in cells listed on Table H3),,0.350
(poly.2),Spacing of poly to poly except for poly.c2 and poly.c3; Exempt cell: sr_bltd_eq where it is same as poly.c2,,0.210
(poly.3),Min poly resistor width,,0.330
(poly.4),Spacing of poly on field to diff (parallel edges only),P,0.075
(poly.5),Spacing of poly on field to tap,P,0.055
(poly.6),Spacing of poly on diff to abutting tap (min source),P,0.300
(poly.7),Extension of diff beyond poly (min drain),P,0.250
(poly.8),Extension of poly beyond diffusion (endcap),P,0.130
(poly.9),Poly resistor spacing to poly or spacing (no overlap) to diff/tap,,0.480
(poly.10),Poly can't overlap inner corners of diff,,
(poly.11),No 90 deg turns of poly on diff,,
(poly.12),"(Poly NOT (nwell NOT hvi)) may not overlap tap; Rule exempted for cell name ""s8fgvr_n_fg2"" and gated_npn and inside UHVI.",P,
(poly.15),Poly must not overlap diff:rs,,
(poly.16),"Inside RF FETs defined in Table H5, poly cannot overlap poly across multiple adjacent instances",,
Name,Description,Flags,Value,Unit
(poly.X.1),All FETs would be checked for W/Ls as documented in spec 001-02735 (Exempt FETs that are pruned; exempt for W/L's inside :drc_tag:`areaid.sc` and inside cell name scs8*decap* and listed in the MRGA as a decap only W/L),,,
(poly.X.1a),Min & max dummy_poly L is equal to min L allowed for corresponding device type (exempt rule for dummy_poly in cells listed on Table H3),,,
(poly.1a),Width of poly,,0.150,µm
(poly.1b),Min channel length (poly width) for pfet overlapping lvtn (exempt rule for dummy_poly in cells listed on Table H3),,0.350,µm
(poly.2),Spacing of poly to poly except for poly.c2 and poly.c3; Exempt cell: sr_bltd_eq where it is same as poly.c2,,0.210,µm
(poly.3),Min poly resistor width,,0.330,µm
(poly.4),Spacing of poly on field to diff (parallel edges only),P,0.075,µm
(poly.5),Spacing of poly on field to tap,P,0.055,µm
(poly.6),Spacing of poly on diff to abutting tap (min source),P,0.300,µm
(poly.7),Extension of diff beyond poly (min drain),P,0.250,
(poly.8),Extension of poly beyond diffusion (endcap),P,0.130,
(poly.9),Poly resistor spacing to poly or spacing (no overlap) to diff/tap,,0.480,µm
(poly.10),Poly can't overlap inner corners of diff,,,
(poly.11),No 90 deg turns of poly on diff,,,
(poly.12),"(Poly NOT (nwell NOT hvi)) may not overlap tap; Rule exempted for cell name ""s8fgvr_n_fg2"" and gated_npn and inside UHVI.",P,,
(poly.15),Poly must not overlap diff:rs,,,
(poly.16),"Inside RF FETs defined in Table H5, poly cannot overlap poly across multiple adjacent instances",,,

1 Name Description Flags Value Unit
2 (poly.X.1) All FETs would be checked for W/Ls as documented in spec 001-02735 (Exempt FETs that are pruned; exempt for W/L's inside :drc_tag:`areaid.sc` and inside cell name scs8*decap* and listed in the MRGA as a decap only W/L)
3 (poly.X.1a) Min & max dummy_poly L is equal to min L allowed for corresponding device type (exempt rule for dummy_poly in cells listed on Table H3)
4 (poly.1a) Width of poly 0.150 µm
5 (poly.1b) Min channel length (poly width) for pfet overlapping lvtn (exempt rule for dummy_poly in cells listed on Table H3) 0.350 µm
6 (poly.2) Spacing of poly to poly except for poly.c2 and poly.c3; Exempt cell: sr_bltd_eq where it is same as poly.c2 0.210 µm
7 (poly.3) Min poly resistor width 0.330 µm
8 (poly.4) Spacing of poly on field to diff (parallel edges only) P 0.075 µm
9 (poly.5) Spacing of poly on field to tap P 0.055 µm
10 (poly.6) Spacing of poly on diff to abutting tap (min source) P 0.300 µm
11 (poly.7) Extension of diff beyond poly (min drain) P 0.250
12 (poly.8) Extension of poly beyond diffusion (endcap) P 0.130
13 (poly.9) Poly resistor spacing to poly or spacing (no overlap) to diff/tap 0.480 µm
14 (poly.10) Poly can't overlap inner corners of diff
15 (poly.11) No 90 deg turns of poly on diff
16 (poly.12) (Poly NOT (nwell NOT hvi)) may not overlap tap; Rule exempted for cell name "s8fgvr_n_fg2" and gated_npn and inside UHVI. P
17 (poly.15) Poly must not overlap diff:rs
18 (poly.16) Inside RF FETs defined in Table H5, poly cannot overlap poly across multiple adjacent instances

48
docs/rules/periphery/p029-rpm_dotdash.csv
View File

@ -1,22 +1,26 @@
Name,Description,Flags,Value
(rpm.1a),Min width of rpm,,1.270
(rpm.1b),Min/Max prec_resistor width xhrpoly_0p35,,0.350
(rpm.1c),Min/Max prec_resistor width xhrpoly_0p69,,0.690
(rpm.1d),Min/Max prec_resistor width xhrpoly_1p41,,1.410
(rpm.1e),Min/Max prec_resistor width xhrpoly_2p85,,2.850
(rpm.1f),Min/Max prec_resistor width xhrpoly_5p73,,5.730
(rpm.1g),Only 1 licon is allowed in xhrpoly_0p35 prec_resistor_terminal,,
(rpm.1h),Only 1 licon is allowed in xhrpoly_0p69 prec_resistor_terminal,,
(rpm.1i),Only 2 licons are allowed in xhrpoly_1p41 prec_resistor_terminal,,
(rpm.1j),Only 4 licons are allowed in xhrpoly_2p85 prec_resistor_terminal,,
(rpm.1k),Only 8 licons are allowed in xhrpoly_5p73 prec_resistor_terminal,,
(rpm.2),Min spacing of rpm to rpm,,0.840
(rpm.3),rpm must enclose prec_resistor by atleast,,0.200
(rpm.4),prec_resistor must be enclosed by psdm by atleast,,0.110
(rpm.5),prec_resistor must be enclosed by npc by atleast,,0.095
(rpm.6),"Min spacing, no overlap, of rpm and nsdm",,0.200
(rpm.7),Min spacing between rpm and poly,,0.200
(rpm.8),poly must not straddle rpm,,
(rpm.9),"Min space, no overlap, between prec_resistor and hvntm",,0.185
(rpm.10),Min spacing of rpm to pwbm,,N/A
(rpm.11),rpm should not overlap or straddle pwbm except cells\ns8usbpdv2_csa_top\ns8usbpdv2_20vconn_sw_300ma_ovp_ngate_unit\ns8usbpdv2_20vconn_sw_300ma_ovp\ns8usbpdv2_20sbu_sw_300ma_ovp,,N/A
Name,Description,Flags,Value,Unit
(rpm.1a),Min width of rpm,,1.270,µm
(rpm.1b),Min/Max prec_resistor width xhrpoly_0p35,,0.350,µm
(rpm.1c),Min/Max prec_resistor width xhrpoly_0p69,,0.690,µm
(rpm.1d),Min/Max prec_resistor width xhrpoly_1p41,,1.410,µm
(rpm.1e),Min/Max prec_resistor width xhrpoly_2p85,,2.850,µm
(rpm.1f),Min/Max prec_resistor width xhrpoly_5p73,,5.730,µm
(rpm.1g),Only 1 licon is allowed in xhrpoly_0p35 prec_resistor_terminal,,,
(rpm.1h),Only 1 licon is allowed in xhrpoly_0p69 prec_resistor_terminal,,,
(rpm.1i),Only 2 licons are allowed in xhrpoly_1p41 prec_resistor_terminal,,,
(rpm.1j),Only 4 licons are allowed in xhrpoly_2p85 prec_resistor_terminal,,,
(rpm.1k),Only 8 licons are allowed in xhrpoly_5p73 prec_resistor_terminal,,,
(rpm.2),Min spacing of rpm to rpm,,0.840,µm
(rpm.3),rpm must enclose prec_resistor by atleast,,0.200,
(rpm.4),prec_resistor must be enclosed by psdm by atleast,,0.110,µm
(rpm.5),prec_resistor must be enclosed by npc by atleast,,0.095,µm
(rpm.6),"Min spacing, no overlap, of rpm and nsdm",,0.200,µm
(rpm.7),Min spacing between rpm and poly,,0.200,µm
(rpm.8),poly must not straddle rpm,,,
(rpm.9),"Min space, no overlap, between prec_resistor and hvntm",,0.185,µm
(rpm.10),Min spacing of rpm to pwbm,,N/A,N/A
(rpm.11),"| rpm should not overlap or straddle pwbm except cells
| s8usbpdv2_csa_top
| s8usbpdv2_20vconn_sw_300ma_ovp_ngate_unit
| s8usbpdv2_20vconn_sw_300ma_ovp
| s8usbpdv2_20sbu_sw_300ma_ovp",,N/A,N/A

1 Name Description Flags Value Unit
2 (rpm.1a) Min width of rpm 1.270 µm
3 (rpm.1b) Min/Max prec_resistor width xhrpoly_0p35 0.350 µm
4 (rpm.1c) Min/Max prec_resistor width xhrpoly_0p69 0.690 µm
5 (rpm.1d) Min/Max prec_resistor width xhrpoly_1p41 1.410 µm
6 (rpm.1e) Min/Max prec_resistor width xhrpoly_2p85 2.850 µm
7 (rpm.1f) Min/Max prec_resistor width xhrpoly_5p73 5.730 µm
8 (rpm.1g) Only 1 licon is allowed in xhrpoly_0p35 prec_resistor_terminal
9 (rpm.1h) Only 1 licon is allowed in xhrpoly_0p69 prec_resistor_terminal
10 (rpm.1i) Only 2 licons are allowed in xhrpoly_1p41 prec_resistor_terminal
11 (rpm.1j) Only 4 licons are allowed in xhrpoly_2p85 prec_resistor_terminal
12 (rpm.1k) Only 8 licons are allowed in xhrpoly_5p73 prec_resistor_terminal
13 (rpm.2) Min spacing of rpm to rpm 0.840 µm
14 (rpm.3) rpm must enclose prec_resistor by atleast 0.200
15 (rpm.4) prec_resistor must be enclosed by psdm by atleast 0.110 µm
16 (rpm.5) prec_resistor must be enclosed by npc by atleast 0.095 µm
17 (rpm.6) Min spacing, no overlap, of rpm and nsdm 0.200 µm
18 (rpm.7) Min spacing between rpm and poly 0.200 µm
19 (rpm.8) poly must not straddle rpm
20 (rpm.9) Min space, no overlap, between prec_resistor and hvntm 0.185 µm
21 (rpm.10) Min spacing of rpm to pwbm N/A N/A
22 (rpm.11) rpm should not overlap or straddle pwbm except cells\ns8usbpdv2_csa_top\ns8usbpdv2_20vconn_sw_300ma_ovp_ngate_unit\ns8usbpdv2_20vconn_sw_300ma_ovp\ns8usbpdv2_20sbu_sw_300ma_ovp | rpm should not overlap or straddle pwbm except cells | s8usbpdv2_csa_top | s8usbpdv2_20vconn_sw_300ma_ovp_ngate_unit | s8usbpdv2_20vconn_sw_300ma_ovp | s8usbpdv2_20sbu_sw_300ma_ovp N/A N/A
23
24
25
26

18
docs/rules/periphery/p030-varac_dotdash.csv
View File

@ -1,9 +1,9 @@
Name,Description,Flags,Value
(varac.1),Min channel length (poly width) of Var_channel,,0.180
(varac.2),Min channel width (tap width) of Var_channel,,1.000
(varac.3),Min spacing between hvtp to Var_channel,,0.180
(varac.4),Min spacing of licon on tap to Var_channel,,0.250
(varac.5),Min enclosure of poly overlapping Var_channel by nwell,,0.150
(varac.6),Min spacing between VaracTap and difftap,,0.270
(varac.7),Nwell overlapping Var_channel must not overlap P+ diff,,
(varac.8),Min enclosure of Var_channel by hvtp,,0.255
Name,Description,Flags,Value,Unit
(varac.1),Min channel length (poly width) of Var_channel,,0.180,µm
(varac.2),Min channel width (tap width) of Var_channel,,1.000,µm
(varac.3),Min spacing between hvtp to Var_channel,,0.180,µm
(varac.4),Min spacing of licon on tap to Var_channel,,0.250,µm
(varac.5),Min enclosure of poly overlapping Var_channel by nwell,,0.150,µm
(varac.6),Min spacing between VaracTap and difftap,,0.270,µm
(varac.7),Nwell overlapping Var_channel must not overlap P+ diff,,,
(varac.8),Min enclosure of Var_channel by hvtp,,0.255,µm

1 Name Description Flags Value Unit
2 (varac.1) Min channel length (poly width) of Var_channel 0.180 µm
3 (varac.2) Min channel width (tap width) of Var_channel 1.000 µm
4 (varac.3) Min spacing between hvtp to Var_channel 0.180 µm
5 (varac.4) Min spacing of licon on tap to Var_channel 0.250 µm
6 (varac.5) Min enclosure of poly overlapping Var_channel by nwell 0.150 µm
7 (varac.6) Min spacing between VaracTap and difftap 0.270 µm
8 (varac.7) Nwell overlapping Var_channel must not overlap P+ diff
9 (varac.8) Min enclosure of Var_channel by hvtp 0.255 µm

24
docs/rules/periphery/p031-photo_dotdash.csv
View File

@ -1,12 +1,12 @@
Name,Description,Flags,Value
(photo.1),Rules dnwell.3 and nwell.5 are exempted for photoDiode,,
(photo.2),Min/Max width of photoDiode,,3.000
(photo.3),Min spacing between photoDiode,,5.000
(photo.4),Min spacing between photoDiode and deep nwell,,5.300
(photo.5),photoDiode edges must be coincident with :drc_tag:`areaid.po`,,
(photo.6),photoDiode must be enclosed by dnwell ring,,
(photo.7),photoDiode must be enclosed by p+ tap ring,,
(photo.8),Min/Max width of nwell inside photoDiode,,0.840
(photo.9),Min/Max enclosure of nwell by photoDiode,,1.080
(photo.10),Min/Max width of tap inside photoDiode,,0.410
(photo.11),Min/Max enclosure of tap by nwell inside photoDiode,,0.215
Name,Description,Flags,Value,Unit
(photo.1),Rules dnwell.3 and nwell.5 are exempted for photoDiode,,,
(photo.2),Min/Max width of photoDiode,,3.000,µm
(photo.3),Min spacing between photoDiode,,5.000,µm
(photo.4),Min spacing between photoDiode and deep nwell,,5.300,µm
(photo.5),photoDiode edges must be coincident with :drc_tag:`areaid.po`,,,
(photo.6),photoDiode must be enclosed by dnwell ring,,,
(photo.7),photoDiode must be enclosed by p+ tap ring,,,
(photo.8),Min/Max width of nwell inside photoDiode,,0.840,µm
(photo.9),Min/Max enclosure of nwell by photoDiode,,1.080,µm
(photo.10),Min/Max width of tap inside photoDiode,,0.410,µm
(photo.11),Min/Max enclosure of tap by nwell inside photoDiode,,0.215,µm

1 Name Description Flags Value Unit
2 (photo.1) Rules dnwell.3 and nwell.5 are exempted for photoDiode
3 (photo.2) Min/Max width of photoDiode 3.000 µm
4 (photo.3) Min spacing between photoDiode 5.000 µm
5 (photo.4) Min spacing between photoDiode and deep nwell 5.300 µm
6 (photo.5) photoDiode edges must be coincident with :drc_tag:`areaid.po`
7 (photo.6) photoDiode must be enclosed by dnwell ring
8 (photo.7) photoDiode must be enclosed by p+ tap ring
9 (photo.8) Min/Max width of nwell inside photoDiode 0.840 µm
10 (photo.9) Min/Max enclosure of nwell by photoDiode 1.080 µm
11 (photo.10) Min/Max width of tap inside photoDiode 0.410 µm
12 (photo.11) Min/Max enclosure of tap by nwell inside photoDiode 0.215 µm

30
docs/rules/periphery/p032-n_psd_dotdash.csv
View File

@ -1,13 +1,17 @@
Name,Description,Flags,Value
(n/ psd.1),Width of nsdm(psdm),P,0.380
(n/ psd.2),Spacing of nsdm(psdm) to nsdm(psdm),P,0.380
(n/ psd.3),Manual merge if less than minimum,,
(n/ psd.5a),"Enclosure of diff by nsdm(psdm), except for butting edge",,0.125
(n/ psd.5b),"Enclosure of tap by nsdm(psdm), except for butting edge",P,0.125
(n/ psd.6),Enclosure of diff/tap butting edge by nsdm (psdm),,0.000
(n/ psd.7),Spacing of NSDM/PSDM to opposite implant diff or tap (for non-abutting diff/tap edges),,0.130
(n/ psd.8),Nsdm and psdm cannot overlap diff/tap regions of opposite doping,DE,
(n/ psd.9),"Diff and tap must be enclosed by their corresponding implant layers. Rule exempted for\n- diff inside ""advSeal_6um* OR cuPillarAdvSeal_6um*"" pcell for SKY130P*/SP8P*/SKY130DI-5R-CSMC flows\n- diff rings around the die at min total L>1000 um and W=0.3 um\n- gated_npn \n- :drc_tag:`areaid.zer`.",DE,
(n/ psd.10a),Min area of Nsdm (um^2),,0.265
(n/ psd.10b),Min area of Psdm (um^2),,0.255
(n/ psd.11),Min area of n/psdmHoles (um^2),,0.265
Name,Description,Flags,Value,Unit
(n/ psd.1),Width of nsdm(psdm),P,0.380,µm
(n/ psd.2),Spacing of nsdm(psdm) to nsdm(psdm),P,0.380,µm
(n/ psd.3),Manual merge if less than minimum,,,
(n/ psd.5a),"Enclosure of diff by nsdm(psdm), except for butting edge",,0.125,µm
(n/ psd.5b),"Enclosure of tap by nsdm(psdm), except for butting edge",P,0.125,µm
(n/ psd.6),Enclosure of diff/tap butting edge by nsdm (psdm),,0.000,µm
(n/ psd.7),Spacing of NSDM/PSDM to opposite implant diff or tap (for non-abutting diff/tap edges),,0.130,µm
(n/ psd.8),Nsdm and psdm cannot overlap diff/tap regions of opposite doping,DE,,
(n/ psd.9),"Diff and tap must be enclosed by their corresponding implant layers. Rule exempted for
- diff inside ""advSeal_6um* OR cuPillarAdvSeal_6um*"" pcell for SKY130P*/SP8P*/SKY130DI-5R-CSMC flows
- diff rings around the die at min total L>1000 um and W=0.3 um
- gated_npn
- :drc_tag:`areaid.zer`.",DE,,
(n/ psd.10a),Min area of Nsdm,,0.265,µm²
(n/ psd.10b),Min area of Psdm,,0.255,µm²
(n/ psd.11),Min area of n/psdmHoles,,0.265,µm²

1 Name Description Flags Value Unit
2 (n/ psd.1) Width of nsdm(psdm) P 0.380 µm
3 (n/ psd.2) Spacing of nsdm(psdm) to nsdm(psdm) P 0.380 µm
4 (n/ psd.3) Manual merge if less than minimum
5 (n/ psd.5a) Enclosure of diff by nsdm(psdm), except for butting edge 0.125 µm
6 (n/ psd.5b) Enclosure of tap by nsdm(psdm), except for butting edge P 0.125 µm
7 (n/ psd.6) Enclosure of diff/tap butting edge by nsdm (psdm) 0.000 µm
8 (n/ psd.7) Spacing of NSDM/PSDM to opposite implant diff or tap (for non-abutting diff/tap edges) 0.130 µm
9 (n/ psd.8) Nsdm and psdm cannot overlap diff/tap regions of opposite doping DE
10 (n/ psd.9) Diff and tap must be enclosed by their corresponding implant layers. Rule exempted for\n- diff inside "advSeal_6um* OR cuPillarAdvSeal_6um*" pcell for SKY130P*/SP8P*/SKY130DI-5R-CSMC flows\n- diff rings around the die at min total L>1000 um and W=0.3 um\n- gated_npn \n- :drc_tag:`areaid.zer`. Diff and tap must be enclosed by their corresponding implant layers. Rule exempted for - diff inside "advSeal_6um* OR cuPillarAdvSeal_6um*" pcell for SKY130P*/SP8P*/SKY130DI-5R-CSMC flows - diff rings around the die at min total L>1000 um and W=0.3 um - gated_npn - :drc_tag:`areaid.zer`. DE
11 (n/ psd.10a) Min area of Nsdm (um^2) Min area of Nsdm 0.265 µm²
12 (n/ psd.10b) Min area of Psdm (um^2) Min area of Psdm 0.255 µm²
13 (n/ psd.11) Min area of n/psdmHoles (um^2) Min area of n/psdmHoles 0.265 µm²
14
15
16
17

12
docs/rules/periphery/p032-npc_dotdash.csv
View File

@ -1,6 +1,6 @@
Name,Description,Flags,Value
(npc.1),Min width of NPC,,0.270
(npc.2),Min spacing of NPC to NPC,,0.270
(npc.3),Manual merge if less than minimum,,
(npc.4),Spacing (no overlap) of NPC to Gate,,0.090
(npc.5),Max enclosure of poly overlapping slotted_licon by npcm (merge between adjacent short edges of the slotted_licons if space < min),,0.095
Name,Description,Flags,Value,Unit
(npc.1),Min width of NPC,,0.270,µm
(npc.2),Min spacing of NPC to NPC,,0.270,µm
(npc.3),Manual merge if less than minimum,,,
(npc.4),Spacing (no overlap) of NPC to Gate,,0.090,µm
(npc.5),Max enclosure of poly overlapping slotted_licon by npcm (merge between adjacent short edges of the slotted_licons if space < min),,0.095,µm

1 Name Description Flags Value Unit
2 (npc.1) Min width of NPC 0.270 µm
3 (npc.2) Min spacing of NPC to NPC 0.270 µm
4 (npc.3) Manual merge if less than minimum
5 (npc.4) Spacing (no overlap) of NPC to Gate 0.090 µm
6 (npc.5) Max enclosure of poly overlapping slotted_licon by npcm (merge between adjacent short edges of the slotted_licons if space < min) 0.095 µm

65
docs/rules/periphery/p034-licon_dotdash.csv
View File

@ -1,32 +1,33 @@
Name,Description,Flags,Value
(licon.1),Min and max L and W of licon (exempt licons inside prec_resistor),,0.170
(licon.1b),Min and max width of licon inside prec_resistor,,0.190
(licon.1c),Min and max length of licon inside prec_resistor,,2.000
(licon.2),Spacing of licon to licon,P,0.170
(licon.2b),Min spacing between two slotted_licon (when the both the edges are 0.19um in length),,0.350
(licon.2c),Min spacing between two slotted_licon (except for rule licon.2b),,0.510
(licon.2d),Min spacing between a slotted_licon and 0.17um square licon,,0.510
(licon.3),Only min. square licons are allowed except die seal ring where licons are (licon CD)*L,,0.170 *L
(licon.4),Licon1 must overlap li1 and (poly or diff or tap),,
(licon.5a),Enclosure of licon by diff,P,0.040
(licon.5b),Min space between tap_licon and diff-abutting tap edge,P,0.060
(licon.5c),Enclosure of licon by diff on one of two adjacent sides,P,0.060
(licon.6),Licon cannot straddle tap,P,
(licon.7),Enclosure of licon by one of two adjacent edges of isolated tap,P,0.120
(licon.8),Enclosure of poly_licon by poly,P,0.050
(licon.8a),Enclosure of poly_licon by poly on one of two adjacent sides,P,0.080
(licon.9),"Spacing, no overlap, between poly_licon and psdm; In SKY130DIA/SKY130TMA/SKY130PIR-10 flows, the rule is checked only between (poly_licon outside rpm) and psdm",P,0.110
(licon.10),Spacing of licon on (tap AND (nwell NOT hvi)) to Var_channel,P,0.250
(licon.11),"Spacing of licon on diff or tap to poly on diff (except for all FETs inside :drc_tag:`areaid.sc` and except s8spf-10r flow for 0.5um phv inside cell names ""s8fs_gwdlvx4"", ""s8fs_gwdlvx8"", ""s8fs_hvrsw_x4"", ""s8fs_hvrsw8"", ""s8fs_hvrsw264"", and ""s8fs_hvrsw520"" and for 0.15um nshort inside cell names ""s8fs_rdecdrv"", ""s8fs_rdec8"", ""s8fs_rdec32"", ""s8fs_rdec264"", ""s8fs_rdec520"")",P,0.055
(licon.11a),Spacing of licon on diff or tap to poly on diff (for all FETs inside :drc_tag:`areaid.sc` except 0.15um phighvt),P,0.050
(licon.11b),Spacing of licon on diff or tap to poly on diff (for 0.15um phighvt inside :drc_tag:`areaid.sc`),P,0.050
(licon.11c),"Spacing of licon on diff or tap to poly on diff (for 0.5um phv inside cell names ""s8fs_gwdlvx4"", ""s8fs_gwdlvx8"", ""s8fs_hvrsw_x4"", ""s8fs_hvrsw8"", ""s8fs_hvrsw264"", and ""s8fs_hvrsw520"")",P,0.040
(licon.11d),"Spacing of licon on diff or tap to poly on diff (for 0.15um nshort inside cell names ""s8fs_rdecdrv"", ""s8fs_rdec8"", ""s8fs_rdec32"", ""s8fs_rdec264"", ""s8fs_rdec520"")",P,0.045
(licon.12),Max SD width without licon,NC,5.700
(licon.13),Spacing (no overlap) of NPC to licon on diff or tap,P,0.090
(licon.14),Spacing of poly_licon to diff or tap,P,0.190
(licon.15),poly_licon must be enclosed by npc by…,P,0.100
(licon.16),"Every source_diff and every tap must enclose at least one licon1, including the diff/tap straddling areaid:ce. \nRule exempted inside UHVI.",P,
(licon.17),Licons may not overlap both poly and (diff or tap),,
(licon.18),Npc must enclose poly_licon,,
(licon.19),poly of the HV varactor must not interact with licon,P,
Name,Description,Flags,Value,Unit
(licon.1),Min and max L and W of licon (exempt licons inside prec_resistor),,0.170,µm
(licon.1b),Min and max width of licon inside prec_resistor,,0.190,µm
(licon.1c),Min and max length of licon inside prec_resistor,,2.000,µm
(licon.2),Spacing of licon to licon,P,0.170,µm
(licon.2b),Min spacing between two slotted_licon (when the both the edges are 0.19um in length),,0.350,µm
(licon.2c),Min spacing between two slotted_licon (except for rule licon.2b),,0.510,µm
(licon.2d),Min spacing between a slotted_licon and 0.17um square licon,,0.510,µm
(licon.3),Only min. square licons are allowed except die seal ring where licons are (licon CD)*L,,0.170 *L,
(licon.4),Licon1 must overlap li1 and (poly or diff or tap),,,
(licon.5a),Enclosure of licon by diff,P,0.040,µm
(licon.5b),Min space between tap_licon and diff-abutting tap edge,P,0.060,µm
(licon.5c),Enclosure of licon by diff on one of two adjacent sides,P,0.060,µm
(licon.6),Licon cannot straddle tap,P,,
(licon.7),Enclosure of licon by one of two adjacent edges of isolated tap,P,0.120,µm
(licon.8),Enclosure of poly_licon by poly,P,0.050,µm
(licon.8a),Enclosure of poly_licon by poly on one of two adjacent sides,P,0.080,µm
(licon.9),"Spacing, no overlap, between poly_licon and psdm; In SKY130DIA/SKY130TMA/SKY130PIR-10 flows, the rule is checked only between (poly_licon outside rpm) and psdm",P,0.110,µm
(licon.10),Spacing of licon on (tap AND (nwell NOT hvi)) to Var_channel,P,0.250,µm
(licon.11),"Spacing of licon on diff or tap to poly on diff (except for all FETs inside :drc_tag:`areaid.sc` and except s8spf-10r flow for 0.5um phv inside cell names ""s8fs_gwdlvx4"", ""s8fs_gwdlvx8"", ""s8fs_hvrsw_x4"", ""s8fs_hvrsw8"", ""s8fs_hvrsw264"", and ""s8fs_hvrsw520"" and for 0.15um nshort inside cell names ""s8fs_rdecdrv"", ""s8fs_rdec8"", ""s8fs_rdec32"", ""s8fs_rdec264"", ""s8fs_rdec520"")",P,0.055,µm
(licon.11a),Spacing of licon on diff or tap to poly on diff (for all FETs inside :drc_tag:`areaid.sc` except 0.15um phighvt),P,0.050,µm
(licon.11b),Spacing of licon on diff or tap to poly on diff (for 0.15um phighvt inside :drc_tag:`areaid.sc`),P,0.050,µm
(licon.11c),"Spacing of licon on diff or tap to poly on diff (for 0.5um phv inside cell names ""s8fs_gwdlvx4"", ""s8fs_gwdlvx8"", ""s8fs_hvrsw_x4"", ""s8fs_hvrsw8"", ""s8fs_hvrsw264"", and ""s8fs_hvrsw520"")",P,0.040,µm
(licon.11d),"Spacing of licon on diff or tap to poly on diff (for 0.15um nshort inside cell names ""s8fs_rdecdrv"", ""s8fs_rdec8"", ""s8fs_rdec32"", ""s8fs_rdec264"", ""s8fs_rdec520"")",P,0.045,µm
(licon.12),Max SD width without licon,NC,5.700,µm
(licon.13),Spacing (no overlap) of NPC to licon on diff or tap,P,0.090,µm
(licon.14),Spacing of poly_licon to diff or tap,P,0.190,µm
(licon.15),poly_licon must be enclosed by npc by…,P,0.100,µm
(licon.16),"| Every source_diff and every tap must enclose at least one licon1, including the diff/tap straddling areaid:ce.
| Rule exempted inside UHVI.",P,,
(licon.17),Licons may not overlap both poly and (diff or tap),,,
(licon.18),Npc must enclose poly_licon,,,
(licon.19),poly of the HV varactor must not interact with licon,P,,

1 Name Description Flags Value Unit
2 (licon.1) Min and max L and W of licon (exempt licons inside prec_resistor) 0.170 µm
3 (licon.1b) Min and max width of licon inside prec_resistor 0.190 µm
4 (licon.1c) Min and max length of licon inside prec_resistor 2.000 µm
5 (licon.2) Spacing of licon to licon P 0.170 µm
6 (licon.2b) Min spacing between two slotted_licon (when the both the edges are 0.19um in length) 0.350 µm
7 (licon.2c) Min spacing between two slotted_licon (except for rule licon.2b) 0.510 µm
8 (licon.2d) Min spacing between a slotted_licon and 0.17um square licon 0.510 µm
9 (licon.3) Only min. square licons are allowed except die seal ring where licons are (licon CD)*L 0.170 *L
10 (licon.4) Licon1 must overlap li1 and (poly or diff or tap)
11 (licon.5a) Enclosure of licon by diff P 0.040 µm
12 (licon.5b) Min space between tap_licon and diff-abutting tap edge P 0.060 µm
13 (licon.5c) Enclosure of licon by diff on one of two adjacent sides P 0.060 µm
14 (licon.6) Licon cannot straddle tap P
15 (licon.7) Enclosure of licon by one of two adjacent edges of isolated tap P 0.120 µm
16 (licon.8) Enclosure of poly_licon by poly P 0.050 µm
17 (licon.8a) Enclosure of poly_licon by poly on one of two adjacent sides P 0.080 µm
18 (licon.9) Spacing, no overlap, between poly_licon and psdm; In SKY130DIA/SKY130TMA/SKY130PIR-10 flows, the rule is checked only between (poly_licon outside rpm) and psdm P 0.110 µm
19 (licon.10) Spacing of licon on (tap AND (nwell NOT hvi)) to Var_channel P 0.250 µm
20 (licon.11) Spacing of licon on diff or tap to poly on diff (except for all FETs inside :drc_tag:`areaid.sc` and except s8spf-10r flow for 0.5um phv inside cell names "s8fs_gwdlvx4", "s8fs_gwdlvx8", "s8fs_hvrsw_x4", "s8fs_hvrsw8", "s8fs_hvrsw264", and "s8fs_hvrsw520" and for 0.15um nshort inside cell names "s8fs_rdecdrv", "s8fs_rdec8", "s8fs_rdec32", "s8fs_rdec264", "s8fs_rdec520") P 0.055 µm
21 (licon.11a) Spacing of licon on diff or tap to poly on diff (for all FETs inside :drc_tag:`areaid.sc` except 0.15um phighvt) P 0.050 µm
22 (licon.11b) Spacing of licon on diff or tap to poly on diff (for 0.15um phighvt inside :drc_tag:`areaid.sc`) P 0.050 µm
23 (licon.11c) Spacing of licon on diff or tap to poly on diff (for 0.5um phv inside cell names "s8fs_gwdlvx4", "s8fs_gwdlvx8", "s8fs_hvrsw_x4", "s8fs_hvrsw8", "s8fs_hvrsw264", and "s8fs_hvrsw520") P 0.040 µm
24 (licon.11d) Spacing of licon on diff or tap to poly on diff (for 0.15um nshort inside cell names "s8fs_rdecdrv", "s8fs_rdec8", "s8fs_rdec32", "s8fs_rdec264", "s8fs_rdec520") P 0.045 µm
25 (licon.12) Max SD width without licon NC 5.700 µm
26 (licon.13) Spacing (no overlap) of NPC to licon on diff or tap P 0.090 µm
27 (licon.14) Spacing of poly_licon to diff or tap P 0.190 µm
28 (licon.15) poly_licon must be enclosed by npc by… P 0.100 µm
29 (licon.16) Every source_diff and every tap must enclose at least one licon1, including the diff/tap straddling areaid:ce. \nRule exempted inside UHVI. | Every source_diff and every tap must enclose at least one licon1, including the diff/tap straddling areaid:ce. | Rule exempted inside UHVI. P
30 (licon.17) Licons may not overlap both poly and (diff or tap)
31 (licon.18) Npc must enclose poly_licon
32 (licon.19) poly of the HV varactor must not interact with licon P
33

16
docs/rules/periphery/p035-ct_dotdash.csv
View File

@ -1,8 +1,8 @@
Name,Description,Flags,Value
(ct.1),Min and max L and W of mcon,DNF,0.170
(ct.2),Spacing of mcon to mcon,DNF,0.190
(ct.3),Only min. square mcons are allowed except die seal ring where mcons are…,,0.170*L
(ct.4),Mcon must be enclosed by LI by at least …,P,0.000
(ct.irdrop.1),"For 1 <= n <= 10 contacts on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.2
(ct.irdrop.2),"For 11 <= n <= 100 contacts on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.3
(ct.irdrop.3),"For n > 100 contacts on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.7
Name,Description,Flags,Value,Unit
(ct.1),Min and max L and W of mcon,DNF,0.170,µm
(ct.2),Spacing of mcon to mcon,DNF,0.190,µm
(ct.3),Only min. square mcons are allowed except die seal ring where mcons are…,,0.170*L,
(ct.4),Mcon must be enclosed by LI by at least …,P,0.000,µm
(ct.irdrop.1),"For 1 <= n <= 10 contacts on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.2,µm
(ct.irdrop.2),"For 11 <= n <= 100 contacts on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.3,µm
(ct.irdrop.3),"For n > 100 contacts on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.7,µm

1 Name Description Flags Value Unit
2 (ct.1) Min and max L and W of mcon DNF 0.170 µm
3 (ct.2) Spacing of mcon to mcon DNF 0.190 µm
4 (ct.3) Only min. square mcons are allowed except die seal ring where mcons are… 0.170*L
5 (ct.4) Mcon must be enclosed by LI by at least … P 0.000 µm
6 (ct.irdrop.1) For 1 <= n <= 10 contacts on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.2 µm
7 (ct.irdrop.2) For 11 <= n <= 100 contacts on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.3 µm
8 (ct.irdrop.3) For n > 100 contacts on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.7 µm

18
docs/rules/periphery/p035-li_dotdash_dotdash.csv
View File

@ -1,9 +1,9 @@
Name,Description,Flags,Value
(li.1.-),Width of LI (except for li.1a),P,0.170
(li.1a.-),Width of LI inside of cells with name s8rf2_xcmvpp_hd5_*,P,0.140
(li.2.-),Max ratio of length to width of LI without licon or mcon,NC,10.000
(li.3.-),Spacing of LI to LI (except for li.3a),P,0.170
(li.3a.-),Spacing of LI to LI inside cells with names s8rf2_xcmvpp_hd5_*,P,0.140
(li.5.-),Enclosure of licon by one of two adjacent LI sides,P,0.080
(li.6.-),Min area of LI,P,0.0561
(li.7.-),"Min LI resistor width (rule exempted within :drc_tag:`areaid.ed`; Inside :drc_tag:`areaid.ed`, min width of the li resistor is determined by rule li.1)",,0.290
Name,Description,Flags,Value,Unit
(li.1.-),Width of LI (except for li.1a),P,0.170,µm
(li.1a.-),Width of LI inside of cells with name s8rf2_xcmvpp_hd5_*,P,0.140,µm
(li.2.-),Max ratio of length to width of LI without licon or mcon,NC,10.000,µm
(li.3.-),Spacing of LI to LI (except for li.3a),P,0.170,µm
(li.3a.-),Spacing of LI to LI inside cells with names s8rf2_xcmvpp_hd5_*,P,0.140,µm
(li.5.-),Enclosure of licon by one of two adjacent LI sides,P,0.080,µm
(li.6.-),Min area of LI,P,0.0561,µm²
(li.7.-),"Min LI resistor width (rule exempted within :drc_tag:`areaid.ed`; Inside :drc_tag:`areaid.ed`, min width of the li resistor is determined by rule li.1)",,0.290,µm

1 Name Description Flags Value Unit
2 (li.1.-) Width of LI (except for li.1a) P 0.170 µm
3 (li.1a.-) Width of LI inside of cells with name s8rf2_xcmvpp_hd5_* P 0.140 µm
4 (li.2.-) Max ratio of length to width of LI without licon or mcon NC 10.000 µm
5 (li.3.-) Spacing of LI to LI (except for li.3a) P 0.170 µm
6 (li.3a.-) Spacing of LI to LI inside cells with names s8rf2_xcmvpp_hd5_* P 0.140 µm
7 (li.5.-) Enclosure of licon by one of two adjacent LI sides P 0.080 µm
8 (li.6.-) Min area of LI P 0.0561 µm²
9 (li.7.-) Min LI resistor width (rule exempted within :drc_tag:`areaid.ed`; Inside :drc_tag:`areaid.ed`, min width of the li resistor is determined by rule li.1) 0.290 µm

26
docs/rules/periphery/p036-capm_dotdash.csv
View File

@ -1,13 +1,13 @@
Name,Description,Flags,Value
(capm.1),Min width of capm,,N/A
(capm.2a),Min spacing of capm to capm,,N/A
(capm.2b),Minimum spacing of capacitor bottom_plate to bottom plate,,N/A
(capm.3),Minimum enclosure of capm (top_plate) by met2,,N/A
(capm.4),Min enclosure of via2 by capm,,N/A
(capm.5),Min spacing between capm and via2,,N/A
(capm.6),Maximum Aspect Ratio (Length/Width),,N/A
(capm.7),Only rectangular capacitors are allowed,,N/A
(capm.8),"Min space, no overlap, between via and capm",,N/A
(capm.10),"capm must not straddle nwell, diff, tap, poly, li1 and met1 (Rule exempted for capm overlapping capm_2t.dg)",TC,N/A
(capm.11),Min spacing between capm to (met2 not overlapping capm),,N/A
(capm.12),Max area of capm (um^2),,N/A
Name,Description,Flags,Value,Unit
(capm.1),Min width of capm,,N/A,N/A
(capm.2a),Min spacing of capm to capm,,N/A,N/A
(capm.2b),Minimum spacing of capacitor bottom_plate to bottom plate,,N/A,N/A
(capm.3),Minimum enclosure of capm (top_plate) by met2,,N/A,N/A
(capm.4),Min enclosure of via2 by capm,,N/A,N/A
(capm.5),Min spacing between capm and via2,,N/A,N/A
(capm.6),Maximum Aspect Ratio (Length/Width),,N/A,N/A
(capm.7),Only rectangular capacitors are allowed,,N/A,N/A
(capm.8),"Min space, no overlap, between via and capm",,N/A,N/A
(capm.10),"capm must not straddle nwell, diff, tap, poly, li1 and met1 (Rule exempted for capm overlapping capm_2t.dg)",TC,N/A,N/A
(capm.11),Min spacing between capm to (met2 not overlapping capm),,N/A,N/A
(capm.12),Max area of capm (um^2),,N/A,N/A

1 Name Description Flags Value Unit
2 (capm.1) Min width of capm N/A N/A
3 (capm.2a) Min spacing of capm to capm N/A N/A
4 (capm.2b) Minimum spacing of capacitor bottom_plate to bottom plate N/A N/A
5 (capm.3) Minimum enclosure of capm (top_plate) by met2 N/A N/A
6 (capm.4) Min enclosure of via2 by capm N/A N/A
7 (capm.5) Min spacing between capm and via2 N/A N/A
8 (capm.6) Maximum Aspect Ratio (Length/Width) N/A N/A
9 (capm.7) Only rectangular capacitors are allowed N/A N/A
10 (capm.8) Min space, no overlap, between via and capm N/A N/A
11 (capm.10) capm must not straddle nwell, diff, tap, poly, li1 and met1 (Rule exempted for capm overlapping capm_2t.dg) TC N/A N/A
12 (capm.11) Min spacing between capm to (met2 not overlapping capm) N/A N/A
13 (capm.12) Max area of capm (um^2) N/A N/A

38
docs/rules/periphery/p037-vpp_dotdash.csv
View File

@ -1,19 +1,19 @@
Name,Description,Flags,Value
(vpp.1),Min width of capacitor:dg,,1.430
(vpp.1b),Max width of capacitor:dg; Rule not applicable for vpp_with_Met3Shield and vpp_with_LiShield and vpp_over_MOSCAP and vpp_with_Met5 and vpp_with_noLi,,11.350
(vpp.1c),"Min/Max width of cell name ""s8rf_xcmvpp1p8x1p8_m3shield """,,3.880
(vpp.3),"capacitor:dg must not overlap (tap or diff or poly); (one exception: Poly is allowed to overlap vpp_with_Met3Shield and vpp_with_Met5PolyShield); (not applicable for vpp_over_Moscap or ""s8rf2_xcmvppx4_2xnhvnative10x4"" or vpp_with_LiShield)",,
(vpp.4),capacitor:dg must not straddle (nwell or dnwell),,
(vpp.5),Min spacing between (capacitor:dg edge and (poly or li1 or met1 or met2)) to (poly or li1 or met1 or met2) on separate nets (Exempt area of the error shape less than 2.25 (um^2) and run length less than 2.0um); Rule not applicable for vpp_with_Met3Shield and vpp_with_LiShield and vpp_over_MOSCAP and vpp_with_Met5 and vpp_with_noLi,,1.500
(vpp.5a),Max pattern density of met3.dg over capacitor.dg (not applicable for vpp_with_Met3Shield and vpp_with_LiShield and vpp_over_MOSCAP and vpp_with_Met5),,0.25
(vpp.5b),Max pattern density of met4.dg over capacitor.dg (not applicable for vpp_with_Met3Shield and vpp_with_Met5 and vpp_over_MOSCAP),,0.3
(vpp.5c),"Max pattern density of met5.dg over capacitor.dg (not applicable for vpp_with_Met3Shield and vpp_with_Met5 and vpp_over_MOSCAP and vpp_with_noLi); (one exception: rules does apply to cell ""s8rf2_xcmvpp11p5x11p7_m1m4"" and ""s8rf2_xcmvpp_hd5_atlas*"")",,0.4
(vpp.8),Min enclosure of capacitor:dg by nwell,,1.500
(vpp.9),Min spacing of capacitor:dg to nwell (not applicable for vpp_over_MOSCAP),,1.500
(vpp.10),vpp capacitors must not overlap; Rule checks for capacitor.dg overlapping more than one pwell pin,,
(vpp.11),Min pattern density of (poly and diff) over capacitor.dg; (vpp_over_Moscap only),,0.87
(vpp.12a),"Number of met4 shapes inside capacitor.dg of cell ""s8rf2_xcmvpp8p6x7p9_m3_lim5shield"" must overlap with size 2.01 x 2.01 (no other met4 shapes allowed)",,9.00
(vpp.12b),"Number of met4 shapes inside capacitor.dg of cell ""s8rf2_xcmvpp11p5x11p7_m3_lim5shield"" must overlap with size 2.01 x 2.01 (no other met4 shapes allowed)",,16.00
(vpp.12c),"Number of met4 shapes inside capacitor.dg of cell ""s8rf2_xcmvpp4p4x4p6_m3_lim5shield"" must overlap with size 1.5 x 1.5 (no other met4 shapes allowed)",,4.00
(vpp.13),Min space of met1 to met1inside VPP capacitor,CU,0.160
(vpp.14),Min space of met2 to met2 inside VPP capacitor,CU,0.160
Name,Description,Flags,Value,Unit
(vpp.1),Min width of capacitor:dg,,1.430,µm
(vpp.1b),Max width of capacitor:dg; Rule not applicable for vpp_with_Met3Shield and vpp_with_LiShield and vpp_over_MOSCAP and vpp_with_Met5 and vpp_with_noLi,,11.350,µm
(vpp.1c),"Min/Max width of cell name ""s8rf_xcmvpp1p8x1p8_m3shield """,,3.880,µm
(vpp.3),"capacitor:dg must not overlap (tap or diff or poly); (one exception: Poly is allowed to overlap vpp_with_Met3Shield and vpp_with_Met5PolyShield); (not applicable for vpp_over_Moscap or ""s8rf2_xcmvppx4_2xnhvnative10x4"" or vpp_with_LiShield)",,,
(vpp.4),capacitor:dg must not straddle (nwell or dnwell),,,
(vpp.5),Min spacing between (capacitor:dg edge and (poly or li1 or met1 or met2)) to (poly or li1 or met1 or met2) on separate nets (Exempt area of the error shape less than 2.25 µm² and run length less than 2.0um); Rule not applicable for vpp_with_Met3Shield and vpp_with_LiShield and vpp_over_MOSCAP and vpp_with_Met5 and vpp_with_noLi,,1.500,µm
(vpp.5a),Max pattern density of met3.dg over capacitor.dg (not applicable for vpp_with_Met3Shield and vpp_with_LiShield and vpp_over_MOSCAP and vpp_with_Met5),,0.25,\-
(vpp.5b),Max pattern density of met4.dg over capacitor.dg (not applicable for vpp_with_Met3Shield and vpp_with_Met5 and vpp_over_MOSCAP),,0.3,\-
(vpp.5c),"Max pattern density of met5.dg over capacitor.dg (not applicable for vpp_with_Met3Shield and vpp_with_Met5 and vpp_over_MOSCAP and vpp_with_noLi); (one exception: rules does apply to cell ""s8rf2_xcmvpp11p5x11p7_m1m4"" and ""s8rf2_xcmvpp_hd5_atlas*"")",,0.4,\-
(vpp.8),Min enclosure of capacitor:dg by nwell,,1.500,µm
(vpp.9),Min spacing of capacitor:dg to nwell (not applicable for vpp_over_MOSCAP),,1.500,µm
(vpp.10),vpp capacitors must not overlap; Rule checks for capacitor.dg overlapping more than one pwell pin,,,
(vpp.11),Min pattern density of (poly and diff) over capacitor.dg; (vpp_over_Moscap only),,0.87,\-
(vpp.12a),"Number of met4 shapes inside capacitor.dg of cell ""s8rf2_xcmvpp8p6x7p9_m3_lim5shield"" must overlap with size 2.01 x 2.01 (no other met4 shapes allowed)",,9.00,µm
(vpp.12b),"Number of met4 shapes inside capacitor.dg of cell ""s8rf2_xcmvpp11p5x11p7_m3_lim5shield"" must overlap with size 2.01 x 2.01 (no other met4 shapes allowed)",,16.00,µm
(vpp.12c),"Number of met4 shapes inside capacitor.dg of cell ""s8rf2_xcmvpp4p4x4p6_m3_lim5shield"" must overlap with size 1.5 x 1.5 (no other met4 shapes allowed)",,4.00,µm
(vpp.13),Min space of met1 to met1inside VPP capacitor,CU,0.160,µm
(vpp.14),Min space of met2 to met2 inside VPP capacitor,CU,0.160,µm

1 Name Description Flags Value Unit
2 (vpp.1) Min width of capacitor:dg 1.430 µm
3 (vpp.1b) Max width of capacitor:dg; Rule not applicable for vpp_with_Met3Shield and vpp_with_LiShield and vpp_over_MOSCAP and vpp_with_Met5 and vpp_with_noLi 11.350 µm
4 (vpp.1c) Min/Max width of cell name "s8rf_xcmvpp1p8x1p8_m3shield " 3.880 µm
5 (vpp.3) capacitor:dg must not overlap (tap or diff or poly); (one exception: Poly is allowed to overlap vpp_with_Met3Shield and vpp_with_Met5PolyShield); (not applicable for vpp_over_Moscap or "s8rf2_xcmvppx4_2xnhvnative10x4" or vpp_with_LiShield)
6 (vpp.4) capacitor:dg must not straddle (nwell or dnwell)
7 (vpp.5) Min spacing between (capacitor:dg edge and (poly or li1 or met1 or met2)) to (poly or li1 or met1 or met2) on separate nets (Exempt area of the error shape less than 2.25 (um^2) and run length less than 2.0um); Rule not applicable for vpp_with_Met3Shield and vpp_with_LiShield and vpp_over_MOSCAP and vpp_with_Met5 and vpp_with_noLi Min spacing between (capacitor:dg edge and (poly or li1 or met1 or met2)) to (poly or li1 or met1 or met2) on separate nets (Exempt area of the error shape less than 2.25 µm² and run length less than 2.0um); Rule not applicable for vpp_with_Met3Shield and vpp_with_LiShield and vpp_over_MOSCAP and vpp_with_Met5 and vpp_with_noLi 1.500 µm
8 (vpp.5a) Max pattern density of met3.dg over capacitor.dg (not applicable for vpp_with_Met3Shield and vpp_with_LiShield and vpp_over_MOSCAP and vpp_with_Met5) 0.25 \-
9 (vpp.5b) Max pattern density of met4.dg over capacitor.dg (not applicable for vpp_with_Met3Shield and vpp_with_Met5 and vpp_over_MOSCAP) 0.3 \-
10 (vpp.5c) Max pattern density of met5.dg over capacitor.dg (not applicable for vpp_with_Met3Shield and vpp_with_Met5 and vpp_over_MOSCAP and vpp_with_noLi); (one exception: rules does apply to cell "s8rf2_xcmvpp11p5x11p7_m1m4" and "s8rf2_xcmvpp_hd5_atlas*") 0.4 \-
11 (vpp.8) Min enclosure of capacitor:dg by nwell 1.500 µm
12 (vpp.9) Min spacing of capacitor:dg to nwell (not applicable for vpp_over_MOSCAP) 1.500 µm
13 (vpp.10) vpp capacitors must not overlap; Rule checks for capacitor.dg overlapping more than one pwell pin
14 (vpp.11) Min pattern density of (poly and diff) over capacitor.dg; (vpp_over_Moscap only) 0.87 \-
15 (vpp.12a) Number of met4 shapes inside capacitor.dg of cell "s8rf2_xcmvpp8p6x7p9_m3_lim5shield" must overlap with size 2.01 x 2.01 (no other met4 shapes allowed) 9.00 µm
16 (vpp.12b) Number of met4 shapes inside capacitor.dg of cell "s8rf2_xcmvpp11p5x11p7_m3_lim5shield" must overlap with size 2.01 x 2.01 (no other met4 shapes allowed) 16.00 µm
17 (vpp.12c) Number of met4 shapes inside capacitor.dg of cell "s8rf2_xcmvpp4p4x4p6_m3_lim5shield" must overlap with size 1.5 x 1.5 (no other met4 shapes allowed) 4.00 µm
18 (vpp.13) Min space of met1 to met1inside VPP capacitor CU 0.160 µm
19 (vpp.14) Min space of met2 to met2 inside VPP capacitor CU 0.160 µm

47
docs/rules/periphery/p038-m1_dotdash.csv
View File

@ -1,20 +1,27 @@
Name,Description,Flags,Value
(m1.-),"Algorithm should flag errors, for met1, if ANY of the following is true:\nAn entire 700x700 window is covered by cmm1 waffleDrop, and metX PD < 70% for same window.\n80-100% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 65% for same window.\n60-80% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 60% for same window.\n50-60% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 50% for same window.\n40-50% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 40% for same window.\n30-40% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 30% for same window.\nExclude cells whose area is below 40Kum2. NOTE: Required for IP, Recommended for Chip-level.",RC,
(m1.1),Width of metal1,,0.140
(m1.2),Spacing of metal1 to metal1,,0.140
(m1.3a),Min. spacing of features attached to or extending from huge_met1 for a distance of up to 0.280 um to metal1 (rule not checked over non-huge met1 features),,0.280
(m1.3b),Min. spacing of huge_met1 to metal1 excluding features checked by m1.3a,,0.280
(m1.4),Mcon must be enclosed by Met1 by at least …(Rule exempted for cell names documented in rule m1.4a),P,0.030
(m1.4a),"Mcon must be enclosed by Met1 by at least (for cell names ""s8cell_ee_plus_sseln_a"", ""s8cell_ee_plus_sseln_b"", ""s8cell_ee_plus_sselp_a"", ""s8cell_ee_plus_sselp_b"", ""s8fpls_pl8"", and ""s8fs_cmux4_fm"")",P,0.005
(m1.5),Mcon must be enclosed by Met1 on one of two adjacent sides by at least …,P AL,0.060
(m1.6),Min metal 1 area [um2],,0.083
(m1.7),Min area of metal1 holes [um2],,0.140
(m1.pd.1),Min MM1_oxide_Pattern_density,RR AL,0.7
(m1.pd.2a),Rule m1.pd.1 has to be checked by dividing the chip into square regions of width and length equal to …,A AL,700
(m1.pd.2b),Rule m1.pd.1 has to be checked by dividing the chip into steps of …,A AL,70
(m1.11),Max width of metal1after slotting,CU NC,4.000
(m1.12),Add slots and remove vias and contacts if met1 wider than…..,CU,3.200
(m1.13),Max pattern density (PD) of met1,CU,0.77
(m1.14),Met1 PD window size,CU,50.000
(m1.14a),Met1 PD window step,CU,25.000
(m1.15),Mcon must be enclosed by met1 on one of two adjacent sides by at least …,CU,0.030
Name,Description,Flags,Value,Unit
(m1.-),"| Algorithm should flag errors, for met1, if ANY of the following is true:
| An entire 700x700 window is covered by cmm1 waffleDrop, and metX PD < 70% for same window.
| 80-100% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 65% for same window.
| 60-80% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 60% for same window.
| 50-60% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 50% for same window.
| 40-50% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 40% for same window.
| 30-40% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 30% for same window.
| Exclude cells whose area is below 40Kum2. NOTE: Required for IP, Recommended for Chip-level.",RC,,
(m1.1),Width of metal1,,0.140,µm
(m1.2),Spacing of metal1 to metal1,,0.140,µm
(m1.3a),Min. spacing of features attached to or extending from huge_met1 for a distance of up to 0.280 µm to metal1 (rule not checked over non-huge met1 features),,0.280,µm
(m1.3b),Min. spacing of huge_met1 to metal1 excluding features checked by m1.3a,,0.280,µm
(m1.4),Mcon must be enclosed by Met1 by at least …(Rule exempted for cell names documented in rule m1.4a),P,0.030,µm
(m1.4a),"Mcon must be enclosed by Met1 by at least (for cell names ""s8cell_ee_plus_sseln_a"", ""s8cell_ee_plus_sseln_b"", ""s8cell_ee_plus_sselp_a"", ""s8cell_ee_plus_sselp_b"", ""s8fpls_pl8"", and ""s8fs_cmux4_fm"")",P,0.005,µm
(m1.5),Mcon must be enclosed by Met1 on one of two adjacent sides by at least …,P AL,0.060,µm
(m1.6),Min metal 1 area,,0.083,µm²
(m1.7),Min area of metal1 holes,,0.140,µm²
(m1.pd.1),Min MM1_oxide_Pattern_density,RR AL,0.7,\-
(m1.pd.2a),Rule m1.pd.1 has to be checked by dividing the chip into square regions of width and length equal to …,A AL,700,µm
(m1.pd.2b),Rule m1.pd.1 has to be checked by dividing the chip into steps of …,A AL,70,
(m1.11),Max width of metal1after slotting,CU NC,4.000,µm
(m1.12),Add slots and remove vias and contacts if met1 wider than…..,CU,3.200,
(m1.13),Max pattern density (PD) of met1,CU,0.77,\-
(m1.14),Met1 PD window size,CU,50.000,µm
(m1.14a),Met1 PD window step,CU,25.000,µm
(m1.15),Mcon must be enclosed by met1 on one of two adjacent sides by at least …,CU,0.030,µm

1 Name Description Flags Value Unit
2 (m1.-) Algorithm should flag errors, for met1, if ANY of the following is true:\nAn entire 700x700 window is covered by cmm1 waffleDrop, and metX PD < 70% for same window.\n80-100% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 65% for same window.\n60-80% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 60% for same window.\n50-60% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 50% for same window.\n40-50% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 40% for same window.\n30-40% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 30% for same window.\nExclude cells whose area is below 40Kum2. NOTE: Required for IP, Recommended for Chip-level. | Algorithm should flag errors, for met1, if ANY of the following is true: | An entire 700x700 window is covered by cmm1 waffleDrop, and metX PD < 70% for same window. | 80-100% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 65% for same window. | 60-80% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 60% for same window. | 50-60% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 50% for same window. | 40-50% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 40% for same window. | 30-40% of 700x700 window is covered by cmm1 waffleDrop, and metX PD < 30% for same window. | Exclude cells whose area is below 40Kum2. NOTE: Required for IP, Recommended for Chip-level. RC
3 (m1.1) Width of metal1 0.140 µm
4 (m1.2) Spacing of metal1 to metal1 0.140 µm
5 (m1.3a) Min. spacing of features attached to or extending from huge_met1 for a distance of up to 0.280 um to metal1 (rule not checked over non-huge met1 features) Min. spacing of features attached to or extending from huge_met1 for a distance of up to 0.280 µm to metal1 (rule not checked over non-huge met1 features) 0.280 µm
6 (m1.3b) Min. spacing of huge_met1 to metal1 excluding features checked by m1.3a 0.280 µm
7 (m1.4) Mcon must be enclosed by Met1 by at least …(Rule exempted for cell names documented in rule m1.4a) P 0.030 µm
8 (m1.4a) Mcon must be enclosed by Met1 by at least (for cell names "s8cell_ee_plus_sseln_a", "s8cell_ee_plus_sseln_b", "s8cell_ee_plus_sselp_a", "s8cell_ee_plus_sselp_b", "s8fpls_pl8", and "s8fs_cmux4_fm") P 0.005 µm
9 (m1.5) Mcon must be enclosed by Met1 on one of two adjacent sides by at least … P AL 0.060 µm
10 (m1.6) Min metal 1 area [um2] Min metal 1 area 0.083 µm²
11 (m1.7) Min area of metal1 holes [um2] Min area of metal1 holes 0.140 µm²
12 (m1.pd.1) Min MM1_oxide_Pattern_density RR AL 0.7 \-
13 (m1.pd.2a) Rule m1.pd.1 has to be checked by dividing the chip into square regions of width and length equal to … A AL 700 µm
14 (m1.pd.2b) Rule m1.pd.1 has to be checked by dividing the chip into steps of … A AL 70
15 (m1.11) Max width of metal1after slotting CU NC 4.000 µm
16 (m1.12) Add slots and remove vias and contacts if met1 wider than….. CU 3.200
17 (m1.13) Max pattern density (PD) of met1 CU 0.77 \-
18 (m1.14) Met1 PD window size CU 50.000 µm
19 (m1.14a) Met1 PD window step CU 25.000 µm
20 (m1.15) Mcon must be enclosed by met1 on one of two adjacent sides by at least … CU 0.030 µm
21
22
23
24
25
26
27

40
docs/rules/periphery/p039-via_dotdash.csv
View File

@ -1,20 +1,20 @@
Name,Description,Flags,Value
(via.1a),Min and max L and W of via outside :drc_tag:`areaid.mt`,AL,0.150
(via.1b),"Three sizes of square Vias allowed inside areaid:mt: 0.150um, 0.230um and 0.280um",AL,
(via.2),Spacing of via to via,AL,0.170
(via.3),Only min. square vias are allowed except die seal ring where vias are (Via CD)*L,,0.2*L
(via.4a),0.150 um Via must be enclosed by Met1 by at least …,,0.055
(via.4b),"Inside :drc_tag:`areaid.mt`, 0.230 um Via must be enclosed by met1 by atleast",AL,0.030
(via.4c),"Inside :drc_tag:`areaid.mt`, 0.280 um Via must be enclosed by met1 by atleast",AL,0.000
(via.5a),0.150 um Via must be enclosed by Met1 on one of two adjacent sides by at least …,,0.085
(via.5b),"Inside :drc_tag:`areaid.mt`, 0.230 um Via must be enclosed by met1 on one of two adjacent sides by at least …",AL,0.060
(via.5c),"Inside :drc_tag:`areaid.mt`, 0.280 um Via must be enclosed by met1 on one of two adjacent sides by at least …",AL,0.000
(via.11),Min and max L and W of via outside :drc_tag:`areaid.mt`,CU,0.180
(via.12),Min spacing between vias,CU,0.130
(via.13),Max of 5 vias within …,CU,0.350
(via.14),0.180 um Via must be enclosed by parallel edges of Met1 by at least …,CU,0.040
(via.irdrop.1),"For 1 <= n <= 2 vias on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.0
(via.irdrop.2),"For 3 <= n <= 15 vias on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.6
(via.irdrop.3),"For 16 <= n <= 30 vias on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.8
(via.irdrop.4),"For n > 30 vias on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.9
(via.14a),0.180 um Via must be enclosed by 45 deg edges of Met1 by at least …,CU,0.037
Name,Description,Flags,Value,Unit
(via.1a),Min and max L and W of via outside :drc_tag:`areaid.mt`,AL,0.150,µm
(via.1b),"Three sizes of square Vias allowed inside areaid:mt: 0.150um, 0.230um and 0.280um",AL,,
(via.2),Spacing of via to via,AL,0.170,µm
(via.3),Only min. square vias are allowed except die seal ring where vias are (Via CD)*L,,0.2*L,
(via.4a),0.150 µm Via must be enclosed by Met1 by at least …,,0.055,µm
(via.4b),"Inside :drc_tag:`areaid.mt`, 0.230 µm Via must be enclosed by met1 by atleast",AL,0.030,µm
(via.4c),"Inside :drc_tag:`areaid.mt`, 0.280 µm Via must be enclosed by met1 by atleast",AL,0.000,µm
(via.5a),0.150 µm Via must be enclosed by Met1 on one of two adjacent sides by at least …,,0.085,µm
(via.5b),"Inside :drc_tag:`areaid.mt`, 0.230 µm Via must be enclosed by met1 on one of two adjacent sides by at least …",AL,0.060,µm
(via.5c),"Inside :drc_tag:`areaid.mt`, 0.280 µm Via must be enclosed by met1 on one of two adjacent sides by at least …",AL,0.000,µm
(via.11),Min and max L and W of via outside :drc_tag:`areaid.mt`,CU,0.180,µm
(via.12),Min spacing between vias,CU,0.130,µm
(via.13),Max of 5 vias within …,CU,0.350,µm
(via.14),0.180 µm Via must be enclosed by parallel edges of Met1 by at least …,CU,0.040,µm
(via.irdrop.1),"For 1 <= n <= 2 vias on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.0,µm
(via.irdrop.2),"For 3 <= n <= 15 vias on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.6,µm
(via.irdrop.3),"For 16 <= n <= 30 vias on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.8,µm
(via.irdrop.4),"For n > 30 vias on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.9,µm
(via.14a),0.180 µm Via must be enclosed by 45 deg edges of Met1 by at least …,CU,0.037,deg µm

1 Name Description Flags Value Unit
2 (via.1a) Min and max L and W of via outside :drc_tag:`areaid.mt` AL 0.150 µm
3 (via.1b) Three sizes of square Vias allowed inside areaid:mt: 0.150um, 0.230um and 0.280um AL
4 (via.2) Spacing of via to via AL 0.170 µm
5 (via.3) Only min. square vias are allowed except die seal ring where vias are (Via CD)*L 0.2*L
6 (via.4a) 0.150 um Via must be enclosed by Met1 by at least … 0.150 µm Via must be enclosed by Met1 by at least … 0.055 µm
7 (via.4b) Inside :drc_tag:`areaid.mt`, 0.230 um Via must be enclosed by met1 by atleast Inside :drc_tag:`areaid.mt`, 0.230 µm Via must be enclosed by met1 by atleast AL 0.030 µm
8 (via.4c) Inside :drc_tag:`areaid.mt`, 0.280 um Via must be enclosed by met1 by atleast Inside :drc_tag:`areaid.mt`, 0.280 µm Via must be enclosed by met1 by atleast AL 0.000 µm
9 (via.5a) 0.150 um Via must be enclosed by Met1 on one of two adjacent sides by at least … 0.150 µm Via must be enclosed by Met1 on one of two adjacent sides by at least … 0.085 µm
10 (via.5b) Inside :drc_tag:`areaid.mt`, 0.230 um Via must be enclosed by met1 on one of two adjacent sides by at least … Inside :drc_tag:`areaid.mt`, 0.230 µm Via must be enclosed by met1 on one of two adjacent sides by at least … AL 0.060 µm
11 (via.5c) Inside :drc_tag:`areaid.mt`, 0.280 um Via must be enclosed by met1 on one of two adjacent sides by at least … Inside :drc_tag:`areaid.mt`, 0.280 µm Via must be enclosed by met1 on one of two adjacent sides by at least … AL 0.000 µm
12 (via.11) Min and max L and W of via outside :drc_tag:`areaid.mt` CU 0.180 µm
13 (via.12) Min spacing between vias CU 0.130 µm
14 (via.13) Max of 5 vias within … CU 0.350 µm
15 (via.14) 0.180 um Via must be enclosed by parallel edges of Met1 by at least … 0.180 µm Via must be enclosed by parallel edges of Met1 by at least … CU 0.040 µm
16 (via.irdrop.1) For 1 <= n <= 2 vias on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.0 µm
17 (via.irdrop.2) For 3 <= n <= 15 vias on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.6 µm
18 (via.irdrop.3) For 16 <= n <= 30 vias on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.8 µm
19 (via.irdrop.4) For n > 30 vias on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.9 µm
20 (via.14a) 0.180 um Via must be enclosed by 45 deg edges of Met1 by at least … 0.180 µm Via must be enclosed by 45 deg edges of Met1 by at least … CU 0.037 deg µm

47
docs/rules/periphery/p040-m2_dotdash.csv
View File

@ -1,20 +1,27 @@
Name,Description,Flags,Value
(m2.-),"Algorithm should flag errors, for met2, if ANY of the following is true:\nAn entire 700x700 window is covered by cmm2 waffleDrop, and metX PD < 70% for same window.\n80-100% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 65% for same window.\n60-80% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 60% for same window.\n50-60% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 50% for same window.\n40-50% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 40% for same window.\n30-40% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 30% for same window.\nExclude cells whose area is below 40Kum2. Required for IP, Recommended for Chip-level.",RC,
(m2.1),Width of metal 2,,0.140
(m2.2),Spacing of metal 2 to metal 2,,0.140
(m2.3a),Min. spacing of features attached to or extending from huge_met2 for a distance of up to 0.280 um to metal2 (rule not checked over non-huge met2 features),,0.280
(m2.3b),Min. spacing of huge_met2 to metal2 excluding features checked by m2.3a,,0.280
(m2.3c),"Min spacing between floating_met2 with AR_met2_A >= 0.05 and AR_met2_B =< 0.032, outside areaid:sc must be greater than",RR,0.145
(m2.4),Via must be enclosed by Met2 by at least …,P AL,0.055
(m2.5),Via must be enclosed by Met2 on one of two adjacent sides by at least …,AL,0.085
(m2.6),Min metal2 area [um2],,0.0676
(m2.7),Min area of metal2 holes [um2],,0.140
(m2.pd.1),Min MM2_oxide_Pattern_density,RR,0.7
(m2.pd.2a),Rule m2.pd.1 has to be checked by dividing the chip into square regions of width and length equal to …,A,700
(m2.pd.2b),Rule m2.pd.1 has to be checked by dividing the chip into steps of …,A,70
(m2.11),Max width of metal2,CU,4.000
(m2.12),Add slots and remove vias and contacts if met2 wider than…..,CU,3.200
(m2.13),Max pattern density (PD) of metal2,CU,0.77
(m2.14),Met2 PD window size,CU,50.000
(m2.14a),Met2 PD window step,CU,25.000
(m2.15),Via must be enclosed by met2 by at least…,CU,0.040
Name,Description,Flags,Value,Unit
(m2.-),"| Algorithm should flag errors, for met2, if ANY of the following is true:
| An entire 700x700 window is covered by cmm2 waffleDrop, and metX PD < 70% for same window.
| 80-100% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 65% for same window.
| 60-80% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 60% for same window.
| 50-60% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 50% for same window.
| 40-50% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 40% for same window.
| 30-40% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 30% for same window.
| Exclude cells whose area is below 40Kum2. Required for IP, Recommended for Chip-level.",RC,,
(m2.1),Width of metal 2,,0.140,µm
(m2.2),Spacing of metal 2 to metal 2,,0.140,µm
(m2.3a),Min. spacing of features attached to or extending from huge_met2 for a distance of up to 0.280 µm to metal2 (rule not checked over non-huge met2 features),,0.280,µm
(m2.3b),Min. spacing of huge_met2 to metal2 excluding features checked by m2.3a,,0.280,µm
(m2.3c),"Min spacing between floating_met2 with AR_met2_A >= 0.05 and AR_met2_B =< 0.032, outside areaid:sc must be greater than",RR,0.145,µm
(m2.4),Via must be enclosed by Met2 by at least …,P AL,0.055,µm
(m2.5),Via must be enclosed by Met2 on one of two adjacent sides by at least …,AL,0.085,µm
(m2.6),Min metal2 area,,0.0676,µm²
(m2.7),Min area of metal2 holes,,0.140,µm²
(m2.pd.1),Min MM2_oxide_Pattern_density,RR,0.7,\-
(m2.pd.2a),Rule m2.pd.1 has to be checked by dividing the chip into square regions of width and length equal to …,A,700,µm
(m2.pd.2b),Rule m2.pd.1 has to be checked by dividing the chip into steps of …,A,70,
(m2.11),Max width of metal2,CU,4.000,µm
(m2.12),Add slots and remove vias and contacts if met2 wider than…..,CU,3.200,
(m2.13),Max pattern density (PD) of metal2,CU,0.77,\-
(m2.14),Met2 PD window size,CU,50.000,µm
(m2.14a),Met2 PD window step,CU,25.000,µm
(m2.15),Via must be enclosed by met2 by at least…,CU,0.040,µm

1 Name Description Flags Value Unit
2 (m2.-) Algorithm should flag errors, for met2, if ANY of the following is true:\nAn entire 700x700 window is covered by cmm2 waffleDrop, and metX PD < 70% for same window.\n80-100% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 65% for same window.\n60-80% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 60% for same window.\n50-60% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 50% for same window.\n40-50% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 40% for same window.\n30-40% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 30% for same window.\nExclude cells whose area is below 40Kum2. Required for IP, Recommended for Chip-level. | Algorithm should flag errors, for met2, if ANY of the following is true: | An entire 700x700 window is covered by cmm2 waffleDrop, and metX PD < 70% for same window. | 80-100% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 65% for same window. | 60-80% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 60% for same window. | 50-60% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 50% for same window. | 40-50% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 40% for same window. | 30-40% of 700x700 window is covered by cmm2 waffleDrop, and metX PD < 30% for same window. | Exclude cells whose area is below 40Kum2. Required for IP, Recommended for Chip-level. RC
3 (m2.1) Width of metal 2 0.140 µm
4 (m2.2) Spacing of metal 2 to metal 2 0.140 µm
5 (m2.3a) Min. spacing of features attached to or extending from huge_met2 for a distance of up to 0.280 um to metal2 (rule not checked over non-huge met2 features) Min. spacing of features attached to or extending from huge_met2 for a distance of up to 0.280 µm to metal2 (rule not checked over non-huge met2 features) 0.280 µm
6 (m2.3b) Min. spacing of huge_met2 to metal2 excluding features checked by m2.3a 0.280 µm
7 (m2.3c) Min spacing between floating_met2 with AR_met2_A >= 0.05 and AR_met2_B =< 0.032, outside areaid:sc must be greater than RR 0.145 µm
8 (m2.4) Via must be enclosed by Met2 by at least … P AL 0.055 µm
9 (m2.5) Via must be enclosed by Met2 on one of two adjacent sides by at least … AL 0.085 µm
10 (m2.6) Min metal2 area [um2] Min metal2 area 0.0676 µm²
11 (m2.7) Min area of metal2 holes [um2] Min area of metal2 holes 0.140 µm²
12 (m2.pd.1) Min MM2_oxide_Pattern_density RR 0.7 \-
13 (m2.pd.2a) Rule m2.pd.1 has to be checked by dividing the chip into square regions of width and length equal to … A 700 µm
14 (m2.pd.2b) Rule m2.pd.1 has to be checked by dividing the chip into steps of … A 70
15 (m2.11) Max width of metal2 CU 4.000 µm
16 (m2.12) Add slots and remove vias and contacts if met2 wider than….. CU 3.200
17 (m2.13) Max pattern density (PD) of metal2 CU 0.77 \-
18 (m2.14) Met2 PD window size CU 50.000 µm
19 (m2.14a) Met2 PD window step CU 25.000 µm
20 (m2.15) Via must be enclosed by met2 by at least… CU 0.040 µm
21
22
23
24
25
26
27

42
docs/rules/periphery/p041-via2_dotdash.csv
View File

@ -1,21 +1,21 @@
Name,Description,Flags,Value
(via2.X.1),Via2 connects met2 to met3 in the SKY130T*/SKY130P*/SP8Q/SP8P* flow and met2/capm to met3 in the SKY130DI* flow.,,
(via2.1a),Min and max L and W of via2 (except for rule via2.1b/1c/1d/1e/1f),AL,0.200
(via2.1b),"Three sizes of square Vias allowed inside areaid:mt: 0.280um, 1.2 um and 1.5 um",AL,N/A
(via2.1c),Two sizes of square Vias allowed inside areaid:mt: 1.2 um and 1.5 um,AL,N/A
(via2.1d),"Four sizes of square Vias allowed inside areaid:mt: 0.2um, 0.280um, 1.2 um and 1.5 um",AL,
(via2.1e),"Three sizes of square Vias allowed inside areaid:mt: 0.8um, 1.2 um and 1.5 um",AL,N/A
(via2.1f),Two sizes of square Vias allowed outside areaid:mt: 0.8um and 1.2 um,AL,N/A
(via2.2),Spacing of via2 to via2,AL,0.200
(via2.3),Only min. square via2s are allowed except die seal ring where via2s are (Via2 CD)*L,AL,0.2*L
(via2.4),Via2 must be enclosed by Met2 by at least …,AL,0.040
(via2.4a),"Inside :drc_tag:`areaid.mt`, 1.5 um Via2 must be enclosed by met2 by atleast",,0.140
(via2.5),Via2 must be enclosed by Met2 on one of two adjacent sides by at least …,AL,0.085
(via2.11),Min and max L and W of via2,CU,0.210
(via2.12),Min spacing between via2's,CU,0.180
(via2.13),Min spacing between via2 rows,CU,0.200
(via2.14),Via2 must be enclosed by met2 by atleast,CU,0.035
(via2.irdrop.1),"For 1 <= n <= 2 via2's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.0
(via2.irdrop.2),"For 3 <= n <= 4 via2's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.6
(via2.irdrop.3),"For 5 <= n <= 30 via2's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.79
(via2.irdrop.4),"For n > 30 via2's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.9
Name,Description,Flags,Value,Unit
(via2.X.1),Via2 connects met2 to met3 in the SKY130T*/SKY130P*/SP8Q/SP8P* flow and met2/capm to met3 in the SKY130DI* flow.,,,
(via2.1a),Min and max L and W of via2 (except for rule via2.1b/1c/1d/1e/1f),AL,0.200,µm
(via2.1b),"Three sizes of square Vias allowed inside areaid:mt: 0.280um, 1.2 um and 1.5 um",AL,N/A,N/A
(via2.1c),Two sizes of square Vias allowed inside areaid:mt: 1.2 um and 1.5 um,AL,N/A,N/A
(via2.1d),"Four sizes of square Vias allowed inside areaid:mt: 0.2um, 0.280um, 1.2 um and 1.5 um",AL,,
(via2.1e),"Three sizes of square Vias allowed inside areaid:mt: 0.8um, 1.2 um and 1.5 um",AL,N/A,N/A
(via2.1f),Two sizes of square Vias allowed outside areaid:mt: 0.8um and 1.2 um,AL,N/A,N/A
(via2.2),Spacing of via2 to via2,AL,0.200,µm
(via2.3),Only min. square via2s are allowed except die seal ring where via2s are (Via2 CD)*L,AL,0.2*L,
(via2.4),Via2 must be enclosed by Met2 by at least …,AL,0.040,µm
(via2.4a),"Inside :drc_tag:`areaid.mt`, 1.5 µm Via2 must be enclosed by met2 by atleast",,0.140,µm
(via2.5),Via2 must be enclosed by Met2 on one of two adjacent sides by at least …,AL,0.085,µm
(via2.11),Min and max L and W of via2,CU,0.210,µm
(via2.12),Min spacing between via2's,CU,0.180,µm
(via2.13),Min spacing between via2 rows,CU,0.200,µm
(via2.14),Via2 must be enclosed by met2 by atleast,CU,0.035,µm
(via2.irdrop.1),"For 1 <= n <= 2 via2's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.0,µm
(via2.irdrop.2),"For 3 <= n <= 4 via2's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.6,µm
(via2.irdrop.3),"For 5 <= n <= 30 via2's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.79,µm
(via2.irdrop.4),"For n > 30 via2's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.9,µm

1 Name Description Flags Value Unit
2 (via2.X.1) Via2 connects met2 to met3 in the SKY130T*/SKY130P*/SP8Q/SP8P* flow and met2/capm to met3 in the SKY130DI* flow.
3 (via2.1a) Min and max L and W of via2 (except for rule via2.1b/1c/1d/1e/1f) AL 0.200 µm
4 (via2.1b) Three sizes of square Vias allowed inside areaid:mt: 0.280um, 1.2 um and 1.5 um AL N/A N/A
5 (via2.1c) Two sizes of square Vias allowed inside areaid:mt: 1.2 um and 1.5 um AL N/A N/A
6 (via2.1d) Four sizes of square Vias allowed inside areaid:mt: 0.2um, 0.280um, 1.2 um and 1.5 um AL
7 (via2.1e) Three sizes of square Vias allowed inside areaid:mt: 0.8um, 1.2 um and 1.5 um AL N/A N/A
8 (via2.1f) Two sizes of square Vias allowed outside areaid:mt: 0.8um and 1.2 um AL N/A N/A
9 (via2.2) Spacing of via2 to via2 AL 0.200 µm
10 (via2.3) Only min. square via2s are allowed except die seal ring where via2s are (Via2 CD)*L AL 0.2*L
11 (via2.4) Via2 must be enclosed by Met2 by at least … AL 0.040 µm
12 (via2.4a) Inside :drc_tag:`areaid.mt`, 1.5 um Via2 must be enclosed by met2 by atleast Inside :drc_tag:`areaid.mt`, 1.5 µm Via2 must be enclosed by met2 by atleast 0.140 µm
13 (via2.5) Via2 must be enclosed by Met2 on one of two adjacent sides by at least … AL 0.085 µm
14 (via2.11) Min and max L and W of via2 CU 0.210 µm
15 (via2.12) Min spacing between via2's CU 0.180 µm
16 (via2.13) Min spacing between via2 rows CU 0.200 µm
17 (via2.14) Via2 must be enclosed by met2 by atleast CU 0.035 µm
18 (via2.irdrop.1) For 1 <= n <= 2 via2's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.0 µm
19 (via2.irdrop.2) For 3 <= n <= 4 via2's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.6 µm
20 (via2.irdrop.3) For 5 <= n <= 30 via2's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.79 µm
21 (via2.irdrop.4) For n > 30 via2's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.9 µm

51
docs/rules/periphery/p042-m3_dotdash.csv
View File

@ -1,22 +1,29 @@
Name,Description,Flags,Value
(m3.-),"Algorithm should flag errors, for met3, if ANY of the following is true:\nAn entire 700x700 window is covered by cmm3 waffleDrop, and metX PD < 70% for same window.\n80-100% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 65% for same window.\n60-80% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 60% for same window.\n50-60% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 50% for same window.\n40-50% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 40% for same window.\n30-40% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 30% for same window.\nExclude cells whose area is below 40Kum2. NOTE: Required for IP, Recommended for Chip-level.",RC,
(m3.1),Width of metal 3,,0.300
(m3.2),Spacing of metal 3 to metal 3,,0.300
(m3.3a),Min. spacing of features attached to or extending from huge_met3 for a distance of up to 0.480 um to metal3 (rule not checked over non-huge met3 features),,N/A
(m3.3b),Min. spacing of huge_met3 to metal3 excluding features checked by m3.3a,,N/A
(m3.3c),Min. spacing of features attached to or extending from huge_met3 for a distance of up to 0.400 um to metal3 (rule not checked over non-huge met3 features),,0.400
(m3.3d),Min. spacing of huge_met3 to metal3 excluding features checked by m3.3a,,0.400
(m3.4),Via2 must be enclosed by Met3 by at least …,AL,0.065
(m3.5),Via2 must be enclosed by Met3 on one of two adjacent sides by at least …,,N/A
(m3.5a),Via2 must be enclosed by Met3 on all sides by at least …(Rule not checked on a layout when it satisfies both rules m3.4 and m3.5),,N/A
(m3.6),Min area of metal3,,0.240
(m3.7),Min area of metal3 holes [um2],CU,0.200
(m3.pd.1),Min MM3_oxide_Pattern_density,RR,0.7
(m3.pd.2a),Rule m3.pd.1 has to be checked by dividing the chip into square regions of width and length equal to …,A,700
(m3.pd.2b),Rule m3.pd.1 has to be checked by dividing the chip into steps of …,A,70
(m3.11),Max width of metal3,CU,4.000
(m3.12),Add slots and remove vias and contacts if wider than…..,CU,3.200
(m3.13),Max pattern density (PD) of metal3,CU,0.77
(m3.14),Met3 PD window size,CU,50.000
(m3.14a),Met3 PD window step,CU,25.000
(m3.15),Via2 must be enclosed by met3 by at least…,CU,0.060
Name,Description,Flags,Value,Unit
(m3.-),"| Algorithm should flag errors, for met3, if ANY of the following is true:
| An entire 700x700 window is covered by cmm3 waffleDrop, and metX PD < 70% for same window.
| 80-100% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 65% for same window.
| 60-80% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 60% for same window.
| 50-60% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 50% for same window.
| 40-50% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 40% for same window.
| 30-40% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 30% for same window.
| Exclude cells whose area is below 40Kum2. NOTE: Required for IP, Recommended for Chip-level.",RC,,
(m3.1),Width of metal 3,,0.300,µm
(m3.2),Spacing of metal 3 to metal 3,,0.300,µm
(m3.3a),Min. spacing of features attached to or extending from huge_met3 for a distance of up to 0.480 um to metal3 (rule not checked over non-huge met3 features),,N/A,N/A
(m3.3b),Min. spacing of huge_met3 to metal3 excluding features checked by m3.3a,,N/A,N/A
(m3.3c),Min. spacing of features attached to or extending from huge_met3 for a distance of up to 0.400 µm to metal3 (rule not checked over non-huge met3 features),,0.400,µm
(m3.3d),Min. spacing of huge_met3 to metal3 excluding features checked by m3.3a,,0.400,µm
(m3.4),Via2 must be enclosed by Met3 by at least …,AL,0.065,µm
(m3.5),Via2 must be enclosed by Met3 on one of two adjacent sides by at least …,,N/A,N/A
(m3.5a),Via2 must be enclosed by Met3 on all sides by at least …(Rule not checked on a layout when it satisfies both rules m3.4 and m3.5),,N/A,N/A
(m3.6),Min area of metal3,,0.240,µm²
(m3.7),Min area of metal3 holes,CU,0.200,µm²
(m3.pd.1),Min MM3_oxide_Pattern_density,RR,0.7,\-
(m3.pd.2a),Rule m3.pd.1 has to be checked by dividing the chip into square regions of width and length equal to …,A,700,µm
(m3.pd.2b),Rule m3.pd.1 has to be checked by dividing the chip into steps of …,A,70,
(m3.11),Max width of metal3,CU,4.000,µm
(m3.12),Add slots and remove vias and contacts if wider than…..,CU,3.200,
(m3.13),Max pattern density (PD) of metal3,CU,0.77,\-
(m3.14),Met3 PD window size,CU,50.000,µm
(m3.14a),Met3 PD window step,CU,25.000,µm
(m3.15),Via2 must be enclosed by met3 by at least…,CU,0.060,µm

1 Name Description Flags Value Unit
2 (m3.-) Algorithm should flag errors, for met3, if ANY of the following is true:\nAn entire 700x700 window is covered by cmm3 waffleDrop, and metX PD < 70% for same window.\n80-100% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 65% for same window.\n60-80% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 60% for same window.\n50-60% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 50% for same window.\n40-50% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 40% for same window.\n30-40% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 30% for same window.\nExclude cells whose area is below 40Kum2. NOTE: Required for IP, Recommended for Chip-level. | Algorithm should flag errors, for met3, if ANY of the following is true: | An entire 700x700 window is covered by cmm3 waffleDrop, and metX PD < 70% for same window. | 80-100% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 65% for same window. | 60-80% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 60% for same window. | 50-60% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 50% for same window. | 40-50% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 40% for same window. | 30-40% of 700x700 window is covered by cmm3 waffleDrop, and metX PD < 30% for same window. | Exclude cells whose area is below 40Kum2. NOTE: Required for IP, Recommended for Chip-level. RC
3 (m3.1) Width of metal 3 0.300 µm
4 (m3.2) Spacing of metal 3 to metal 3 0.300 µm
5 (m3.3a) Min. spacing of features attached to or extending from huge_met3 for a distance of up to 0.480 um to metal3 (rule not checked over non-huge met3 features) N/A N/A
6 (m3.3b) Min. spacing of huge_met3 to metal3 excluding features checked by m3.3a N/A N/A
7 (m3.3c) Min. spacing of features attached to or extending from huge_met3 for a distance of up to 0.400 um to metal3 (rule not checked over non-huge met3 features) Min. spacing of features attached to or extending from huge_met3 for a distance of up to 0.400 µm to metal3 (rule not checked over non-huge met3 features) 0.400 µm
8 (m3.3d) Min. spacing of huge_met3 to metal3 excluding features checked by m3.3a 0.400 µm
9 (m3.4) Via2 must be enclosed by Met3 by at least … AL 0.065 µm
10 (m3.5) Via2 must be enclosed by Met3 on one of two adjacent sides by at least … N/A N/A
11 (m3.5a) Via2 must be enclosed by Met3 on all sides by at least …(Rule not checked on a layout when it satisfies both rules m3.4 and m3.5) N/A N/A
12 (m3.6) Min area of metal3 0.240 µm²
13 (m3.7) Min area of metal3 holes [um2] Min area of metal3 holes CU 0.200 µm²
14 (m3.pd.1) Min MM3_oxide_Pattern_density RR 0.7 \-
15 (m3.pd.2a) Rule m3.pd.1 has to be checked by dividing the chip into square regions of width and length equal to … A 700 µm
16 (m3.pd.2b) Rule m3.pd.1 has to be checked by dividing the chip into steps of … A 70
17 (m3.11) Max width of metal3 CU 4.000 µm
18 (m3.12) Add slots and remove vias and contacts if wider than….. CU 3.200
19 (m3.13) Max pattern density (PD) of metal3 CU 0.77 \-
20 (m3.14) Met3 PD window size CU 50.000 µm
21 (m3.14a) Met3 PD window step CU 25.000 µm
22 (m3.15) Via2 must be enclosed by met3 by at least… CU 0.060 µm
23
24
25
26
27
28
29

30
docs/rules/periphery/p042-via3_dotdash.csv
View File

@ -1,15 +1,15 @@
Name,Description,Flags,Value
(via3.1),Min and max L and W of via3 (except for rule via3.1a),AL,0.200
(via3.1a),Two sizes of square via3 allowed inside :drc_tag:`areaid.mt`: 0.200um and 0.800um,AL,
(via3.2),Spacing of via3 to via3,AL,0.200
(via3.3),Only min. square via3s are allowed except die seal ring where via3s are (Via3 CD)*L,,0.2*L
(via3.4),Via3 must be enclosed by Met3 by at least …,AL,0.060
(via3.5),Via3 must be enclosed by Met3 on one of two adjacent sides by at least …,AL,0.090
(via3.11),Min and max L and W of via3,CU,0.210
(via3.12),Min spacing between via2's,CU,0.180
(via3.13),Via3 must be enclosed by Met3 by at least …,CU,0.055
(via3.14),Min spacing between via3 rows,CU,0.350
(via3.irdrop.1),"For 1 <= n <= 2 via3's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.0
(via3.irdrop.2),"For 3 <= n <= 15 via3's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.6
(via3.irdrop.3),"For 16 <= n <= 30 via3's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.8
(via3.irdrop.4),"For n > 30 via3's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.9
Name,Description,Flags,Value,Unit
(via3.1),Min and max L and W of via3 (except for rule via3.1a),AL,0.200,µm
(via3.1a),Two sizes of square via3 allowed inside :drc_tag:`areaid.mt`: 0.200um and 0.800um,AL,,
(via3.2),Spacing of via3 to via3,AL,0.200,µm
(via3.3),Only min. square via3s are allowed except die seal ring where via3s are (Via3 CD)*L,,0.2*L,
(via3.4),Via3 must be enclosed by Met3 by at least …,AL,0.060,µm
(via3.5),Via3 must be enclosed by Met3 on one of two adjacent sides by at least …,AL,0.090,µm
(via3.11),Min and max L and W of via3,CU,0.210,µm
(via3.12),Min spacing between via2's,CU,0.180,µm
(via3.13),Via3 must be enclosed by Met3 by at least …,CU,0.055,µm
(via3.14),Min spacing between via3 rows,CU,0.350,µm
(via3.irdrop.1),"For 1 <= n <= 2 via3's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.0,µm
(via3.irdrop.2),"For 3 <= n <= 15 via3's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.6,µm
(via3.irdrop.3),"For 16 <= n <= 30 via3's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.8,µm
(via3.irdrop.4),"For n > 30 via3's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.9,µm

1 Name Description Flags Value Unit
2 (via3.1) Min and max L and W of via3 (except for rule via3.1a) AL 0.200 µm
3 (via3.1a) Two sizes of square via3 allowed inside :drc_tag:`areaid.mt`: 0.200um and 0.800um AL
4 (via3.2) Spacing of via3 to via3 AL 0.200 µm
5 (via3.3) Only min. square via3s are allowed except die seal ring where via3s are (Via3 CD)*L 0.2*L
6 (via3.4) Via3 must be enclosed by Met3 by at least … AL 0.060 µm
7 (via3.5) Via3 must be enclosed by Met3 on one of two adjacent sides by at least … AL 0.090 µm
8 (via3.11) Min and max L and W of via3 CU 0.210 µm
9 (via3.12) Min spacing between via2's CU 0.180 µm
10 (via3.13) Via3 must be enclosed by Met3 by at least … CU 0.055 µm
11 (via3.14) Min spacing between via3 rows CU 0.350 µm
12 (via3.irdrop.1) For 1 <= n <= 2 via3's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.0 µm
13 (via3.irdrop.2) For 3 <= n <= 15 via3's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.6 µm
14 (via3.irdrop.3) For 16 <= n <= 30 via3's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.8 µm
15 (via3.irdrop.4) For n > 30 via3's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.9 µm

10
docs/rules/periphery/p043-indm_dotdash.csv
View File

@ -1,5 +1,5 @@
Name,Description,Flags,Value
(indm.1),Min width of top_indmMetal,,N/A
(indm.2),Min spacing between two top_indmMetal,,N/A
(indm.3),top_padVia must be enclosed by top_indmMetal by atleast,,N/A
(indm.4),Min area of top_indmMetal,,N/A
Name,Description,Flags,Value,Unit
(indm.1),Min width of top_indmMetal,,N/A,N/A
(indm.2),Min spacing between two top_indmMetal,,N/A,N/A
(indm.3),top_padVia must be enclosed by top_indmMetal by atleast,,N/A,N/A
(indm.4),Min area of top_indmMetal,,N/A,N/A

1 Name Description Flags Value Unit
2 (indm.1) Min width of top_indmMetal N/A N/A
3 (indm.2) Min spacing between two top_indmMetal N/A N/A
4 (indm.3) top_padVia must be enclosed by top_indmMetal by atleast N/A N/A
5 (indm.4) Min area of top_indmMetal N/A N/A

12
docs/rules/periphery/p043-nsm_dotdash.csv
View File

@ -1,6 +1,6 @@
Name,Description,Flags,Value
(nsm.1),Min. width of nsm,,3.000
(nsm.2),Min. spacing of nsm to nsm,,4.000
(nsm.3),"Min spacing, no overlap, between NSM_keepout to diff.dg, tap.dg, fom.dy, cfom.dg, cfom.mk, poly.dg, p1m.mk, li1.dg, cli1m.mk, metX.dg (X=1 to 5) and cmmX.mk (X=1 to 5). Exempt the following from the check: (a) cell name ""nikon*"" and (b) diff ring inside :drc_tag:`areaid.sl`",AL,1.000
(nsm.3a),"Min enclosure of diff.dg, tap.dg, fom.dy, cfom.dg, cfom.mk, poly.dg, p1m.mk, li1.dg, cli1m.mk, metX.dg (X=1 to 5) and cmmX.mk (X=1 to 5) by :drc_tag:`areaid.ft`. Exempt the following from the check: (a) cell name ""s8Fab_crntic*"" (b) blankings in the frame (rule uses :drc_tag:`areaid.dt` for exemption)",,3.000
(nsm.3b),"Min spacing between :drc_tag:`areaid.dt` to diff.dg, tap.dg, fom.dy, cfom.dg, cfom.mk, poly.dg, p1m.mk, li1.dg, cli1m.mk, metX.dg (X=1 to 5) and cmmX.mk (X=1 to 5). Exempt the following from the check: (a) blankings in the frame (rule uses :drc_tag:`areaid.dt` for exemption)",,3.000
Name,Description,Flags,Value,Unit
(nsm.1),Min. width of nsm,,3.000,µm
(nsm.2),Min. spacing of nsm to nsm,,4.000,µm
(nsm.3),"Min spacing, no overlap, between NSM_keepout to diff.dg, tap.dg, fom.dy, cfom.dg, cfom.mk, poly.dg, p1m.mk, li1.dg, cli1m.mk, metX.dg (X=1 to 5) and cmmX.mk (X=1 to 5). Exempt the following from the check: (a) cell name ""nikon*"" and (b) diff ring inside :drc_tag:`areaid.sl`",AL,1.000,µm
(nsm.3a),"Min enclosure of diff.dg, tap.dg, fom.dy, cfom.dg, cfom.mk, poly.dg, p1m.mk, li1.dg, cli1m.mk, metX.dg (X=1 to 5) and cmmX.mk (X=1 to 5) by :drc_tag:`areaid.ft`. Exempt the following from the check: (a) cell name ""s8Fab_crntic*"" (b) blankings in the frame (rule uses :drc_tag:`areaid.dt` for exemption)",,3.000,µm
(nsm.3b),"Min spacing between :drc_tag:`areaid.dt` to diff.dg, tap.dg, fom.dy, cfom.dg, cfom.mk, poly.dg, p1m.mk, li1.dg, cli1m.mk, metX.dg (X=1 to 5) and cmmX.mk (X=1 to 5). Exempt the following from the check: (a) blankings in the frame (rule uses :drc_tag:`areaid.dt` for exemption)",,3.000,µm

1 Name Description Flags Value Unit
2 (nsm.1) Min. width of nsm 3.000 µm
3 (nsm.2) Min. spacing of nsm to nsm 4.000 µm
4 (nsm.3) Min spacing, no overlap, between NSM_keepout to diff.dg, tap.dg, fom.dy, cfom.dg, cfom.mk, poly.dg, p1m.mk, li1.dg, cli1m.mk, metX.dg (X=1 to 5) and cmmX.mk (X=1 to 5). Exempt the following from the check: (a) cell name "nikon*" and (b) diff ring inside :drc_tag:`areaid.sl` AL 1.000 µm
5 (nsm.3a) Min enclosure of diff.dg, tap.dg, fom.dy, cfom.dg, cfom.mk, poly.dg, p1m.mk, li1.dg, cli1m.mk, metX.dg (X=1 to 5) and cmmX.mk (X=1 to 5) by :drc_tag:`areaid.ft`. Exempt the following from the check: (a) cell name "s8Fab_crntic*" (b) blankings in the frame (rule uses :drc_tag:`areaid.dt` for exemption) 3.000 µm
6 (nsm.3b) Min spacing between :drc_tag:`areaid.dt` to diff.dg, tap.dg, fom.dy, cfom.dg, cfom.mk, poly.dg, p1m.mk, li1.dg, cli1m.mk, metX.dg (X=1 to 5) and cmmX.mk (X=1 to 5). Exempt the following from the check: (a) blankings in the frame (rule uses :drc_tag:`areaid.dt` for exemption) 3.000 µm

47
docs/rules/periphery/p044-m4_dotdash.csv
View File

@ -1,20 +1,27 @@
Name,Description,Flags,Value
(m4.-),"Algorithm should flag errors, for met4, if ANY of the following is true:\nAn entire 700x700 window is covered by cmm4 waffleDrop, and metX PD < 70% for same window.\n80-100% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 65% for same window.\n60-80% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 60% for same window.\n50-60% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 50% for same window.\n40-50% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 40% for same window.\n30-40% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 30% for same window.\nExclude cells whose area is below 40Kum2. Required for IP, Recommended for Chip-level.",RC,
(m4.1),Min width of met4,,0.300
(m4.2),Min spacing between two met4,,0.300
(m4.3),via3 must be enclosed by met4 by atleast,AL,0.065
(m4.4),Min area of met4 (rule exempted for probe pads which are exactly 1.42um by 1.42um),,N/A
(m4.4a),Min area of met4,,0.240
(m4.5a),Min. spacing of features attached to or extending from huge_met4 for a distance of up to 0.400 um to metal4 (rule not checked over non-huge met4 features),,0.400
(m4.5b),Min. spacing of huge_met4 to metal4 excluding features checked by m4.5a,,0.400
(m4.7),Min area of meta4 holes [um2],CU,0.200
(m4.pd.1),Min MM4_oxide_Pattern_density,RR,0.7
(m4.pd.2a),Rule m4.pd.1 has to be checked by dividing the chip into square regions of width and length equal to …,A,700
(m4.pd.2b),Rule m4.pd.1 has to be checked by dividing the chip into steps of …,A,70
(m4.11),Max width of metal4,CU,10.000
(m4.12),Add slots and remove vias and contacts if wider than…..,CU,10.000
(m4.13),Max pattern density (PD) of metal4; met4 overlapping pdm areas are excluded from the check,CU,0.77
(m4.14),Met4 PD window size,CU,50.000
(m4.14a),Met4 PD window step,CU,25.000
(m4.15),Via3 must be enclosed by met4 by at least…,CU,0.060
(m4.16),Min enclosure of pad by met4,CU,0.850
Name,Description,Flags,Value,Unit
(m4.-),"| Algorithm should flag errors, for met4, if ANY of the following is true:
| An entire 700x700 window is covered by cmm4 waffleDrop, and metX PD < 70% for same window.
| 80-100% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 65% for same window.
| 60-80% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 60% for same window.
| 50-60% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 50% for same window.
| 40-50% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 40% for same window.
| 30-40% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 30% for same window.
| Exclude cells whose area is below 40Kum2. Required for IP, Recommended for Chip-level.",RC,,
(m4.1),Min width of met4,,0.300,µm
(m4.2),Min spacing between two met4,,0.300,µm
(m4.3),via3 must be enclosed by met4 by atleast,AL,0.065,µm
(m4.4),Min area of met4 (rule exempted for probe pads which are exactly 1.42um by 1.42um),,N/A,N/A
(m4.4a),Min area of met4,,0.240,µm²
(m4.5a),Min. spacing of features attached to or extending from huge_met4 for a distance of up to 0.400 µm to metal4 (rule not checked over non-huge met4 features),,0.400,µm
(m4.5b),Min. spacing of huge_met4 to metal4 excluding features checked by m4.5a,,0.400,µm
(m4.7),Min area of meta4 holes,CU,0.200,µm²
(m4.pd.1),Min MM4_oxide_Pattern_density,RR,0.7,\-
(m4.pd.2a),Rule m4.pd.1 has to be checked by dividing the chip into square regions of width and length equal to …,A,700,µm
(m4.pd.2b),Rule m4.pd.1 has to be checked by dividing the chip into steps of …,A,70,
(m4.11),Max width of metal4,CU,10.000,µm
(m4.12),Add slots and remove vias and contacts if wider than…..,CU,10.000,
(m4.13),Max pattern density (PD) of metal4; met4 overlapping pdm areas are excluded from the check,CU,0.77,\-
(m4.14),Met4 PD window size,CU,50.000,µm
(m4.14a),Met4 PD window step,CU,25.000,µm
(m4.15),Via3 must be enclosed by met4 by at least…,CU,0.060,µm
(m4.16),Min enclosure of pad by met4,CU,0.850,µm

1 Name Description Flags Value Unit
2 (m4.-) Algorithm should flag errors, for met4, if ANY of the following is true:\nAn entire 700x700 window is covered by cmm4 waffleDrop, and metX PD < 70% for same window.\n80-100% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 65% for same window.\n60-80% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 60% for same window.\n50-60% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 50% for same window.\n40-50% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 40% for same window.\n30-40% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 30% for same window.\nExclude cells whose area is below 40Kum2. Required for IP, Recommended for Chip-level. | Algorithm should flag errors, for met4, if ANY of the following is true: | An entire 700x700 window is covered by cmm4 waffleDrop, and metX PD < 70% for same window. | 80-100% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 65% for same window. | 60-80% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 60% for same window. | 50-60% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 50% for same window. | 40-50% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 40% for same window. | 30-40% of 700x700 window is covered by cmm4 waffleDrop, and metX PD < 30% for same window. | Exclude cells whose area is below 40Kum2. Required for IP, Recommended for Chip-level. RC
3 (m4.1) Min width of met4 0.300 µm
4 (m4.2) Min spacing between two met4 0.300 µm
5 (m4.3) via3 must be enclosed by met4 by atleast AL 0.065 µm
6 (m4.4) Min area of met4 (rule exempted for probe pads which are exactly 1.42um by 1.42um) N/A N/A
7 (m4.4a) Min area of met4 0.240 µm²
8 (m4.5a) Min. spacing of features attached to or extending from huge_met4 for a distance of up to 0.400 um to metal4 (rule not checked over non-huge met4 features) Min. spacing of features attached to or extending from huge_met4 for a distance of up to 0.400 µm to metal4 (rule not checked over non-huge met4 features) 0.400 µm
9 (m4.5b) Min. spacing of huge_met4 to metal4 excluding features checked by m4.5a 0.400 µm
10 (m4.7) Min area of meta4 holes [um2] Min area of meta4 holes CU 0.200 µm²
11 (m4.pd.1) Min MM4_oxide_Pattern_density RR 0.7 \-
12 (m4.pd.2a) Rule m4.pd.1 has to be checked by dividing the chip into square regions of width and length equal to … A 700 µm
13 (m4.pd.2b) Rule m4.pd.1 has to be checked by dividing the chip into steps of … A 70
14 (m4.11) Max width of metal4 CU 10.000 µm
15 (m4.12) Add slots and remove vias and contacts if wider than….. CU 10.000
16 (m4.13) Max pattern density (PD) of metal4; met4 overlapping pdm areas are excluded from the check CU 0.77 \-
17 (m4.14) Met4 PD window size CU 50.000 µm
18 (m4.14a) Met4 PD window step CU 25.000 µm
19 (m4.15) Via3 must be enclosed by met4 by at least… CU 0.060 µm
20 (m4.16) Min enclosure of pad by met4 CU 0.850 µm
21
22
23
24
25
26
27

10
docs/rules/periphery/p044-m5_dotdash.csv
View File

@ -1,5 +1,5 @@
Name,Description,Flags,Value
(m5.1),Min width of met5,,1.600
(m5.2),Min spacing between two met5,,1.600
(m5.3),via4 must be enclosed by met5 by atleast,,0.310
(m5.4),"Min area of met5 (For all flows except SKY130PIR*/SKY130PF*, the rule is exempted for probe pads which are exactly 1.42um by 1.42um)",,4.000
Name,Description,Flags,Value,Unit
(m5.1),Min width of met5,,1.600,µm
(m5.2),Min spacing between two met5,,1.600,µm
(m5.3),via4 must be enclosed by met5 by atleast,,0.310,µm
(m5.4),"Min area of met5 (For all flows except SKY130PIR*/SKY130PF*, the rule is exempted for probe pads which are exactly 1.42um by 1.42um)",,4.000,µm²

1 Name Description Flags Value Unit
2 (m5.1) Min width of met5 1.600 µm
3 (m5.2) Min spacing between two met5 1.600 µm
4 (m5.3) via4 must be enclosed by met5 by atleast 0.310 µm
5 (m5.4) Min area of met5 (For all flows except SKY130PIR*/SKY130PF*, the rule is exempted for probe pads which are exactly 1.42um by 1.42um) 4.000 µm²

18
docs/rules/periphery/p044-via4_dotdash.csv
View File

@ -1,9 +1,9 @@
Name,Description,Flags,Value
(via4.1),Min and max L and W of via4,,0.800
(via4.2),Spacing of via4 to via4,,0.800
(via4.3),Only min. square via4s are allowed except die seal ring where via4s are (Via4 CD)*L,,0.8*L
(via4.4),Via4 must be enclosed by Met4 by at least …,,0.190
(via4.irdrop.1),"For 1 <= n <= 4 via4's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.0
(via4.irdrop.2),"For 5 <= n <= 10 via4's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.2
(via4.irdrop.3),"For 11 <= n <= 100 via4's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.5
(via4.irdrop.4),"For n > 100 via4's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.8
Name,Description,Flags,Value,Unit
(via4.1),Min and max L and W of via4,,0.800,µm
(via4.2),Spacing of via4 to via4,,0.800,µm
(via4.3),Only min. square via4s are allowed except die seal ring where via4s are (Via4 CD)*L,,0.8*L,
(via4.4),Via4 must be enclosed by Met4 by at least …,,0.190,µm
(via4.irdrop.1),"For 1 <= n <= 4 via4's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.0,µm
(via4.irdrop.2),"For 5 <= n <= 10 via4's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.2,µm
(via4.irdrop.3),"For 11 <= n <= 100 via4's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.5,µm
(via4.irdrop.4),"For n > 100 via4's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than…",CU IR,0.8,µm

1 Name Description Flags Value Unit
2 (via4.1) Min and max L and W of via4 0.800 µm
3 (via4.2) Spacing of via4 to via4 0.800 µm
4 (via4.3) Only min. square via4s are allowed except die seal ring where via4s are (Via4 CD)*L 0.8*L
5 (via4.4) Via4 must be enclosed by Met4 by at least … 0.190 µm
6 (via4.irdrop.1) For 1 <= n <= 4 via4's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.0 µm
7 (via4.irdrop.2) For 5 <= n <= 10 via4's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.2 µm
8 (via4.irdrop.3) For 11 <= n <= 100 via4's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.5 µm
9 (via4.irdrop.4) For n > 100 via4's on the same connector, mcon area pre- and post- Cu conversion must differ by no more than… CU IR 0.8 µm

6
docs/rules/periphery/p045-pad_dotdash.csv
View File

@ -1,3 +1,3 @@
Name,Description,Flags,Value
(pad.2),Min spacing of pad:dg to pad:dg,,1.270
(pad.3),Max area of hugePad NOT top_metal,,30000
Name,Description,Flags,Value,Unit
(pad.2),Min spacing of pad:dg to pad:dg,,1.270,µm
(pad.3),Max area of hugePad NOT top_metal,,30000,µm²

1 Name Description Flags Value Unit
2 (pad.2) Min spacing of pad:dg to pad:dg 1.270 µm
3 (pad.3) Max area of hugePad NOT top_metal 30000 µm²

14
docs/rules/periphery/p045-rdl_dotdash.csv
View File

@ -1,7 +1,7 @@
Name,Description,Flags,Value
(rdl.1),Min width of rdl,,10
(rdl.2),Min spacing between two rdl,,10
(rdl.3),"Min enclosure of pad by rdl, except rdl interacting with bump",,10.750
(rdl.4),Min spacing between rdl and outer edge of the seal ring,,15.000
(rdl.5),(rdl OR ccu1m.mk) must not overlap :drc_tag:`areaid.ft`. Exempt the following from the check: (a) blankings in the frame (rule uses :drc_tag:`areaid.dt` for exemption),,
(rdl.6),"Min spacing of rdl to pad, except rdl interacting with bump",,19.660
Name,Description,Flags,Value,Unit
(rdl.1),Min width of rdl,,10,µm
(rdl.2),Min spacing between two rdl,,10,µm
(rdl.3),"Min enclosure of pad by rdl, except rdl interacting with bump",,10.750,µm
(rdl.4),Min spacing between rdl and outer edge of the seal ring,,15.000,µm
(rdl.5),(rdl OR ccu1m.mk) must not overlap :drc_tag:`areaid.ft`. Exempt the following from the check: (a) blankings in the frame (rule uses :drc_tag:`areaid.dt` for exemption),,,
(rdl.6),"Min spacing of rdl to pad, except rdl interacting with bump",,19.660,µm

1 Name Description Flags Value Unit
2 (rdl.1) Min width of rdl 10 µm
3 (rdl.2) Min spacing between two rdl 10 µm
4 (rdl.3) Min enclosure of pad by rdl, except rdl interacting with bump 10.750 µm
5 (rdl.4) Min spacing between rdl and outer edge of the seal ring 15.000 µm
6 (rdl.5) (rdl OR ccu1m.mk) must not overlap :drc_tag:`areaid.ft`. Exempt the following from the check: (a) blankings in the frame (rule uses :drc_tag:`areaid.dt` for exemption)
7 (rdl.6) Min spacing of rdl to pad, except rdl interacting with bump 19.660 µm

50
docs/rules/periphery/p046-mf_dotdash.csv
View File

@ -1,25 +1,25 @@
Name,Description,Flags,Value
(mf.1),Min. and max width of fuse,,0.800
(mf.2),Length of fuse,,7.200
(mf.3),Spacing between centers of adjacent fuses,,2.760
(mf.4),Spacing between center of fuse and fuse_metal (fuse shields are exempted),,3.300
(mf.5),Max. extension of fuse_metal beyond fuse boundary,,0.830
(mf.6),Spacing (no overlapping) between fuse center and Metal1,,3.300
(mf.7),Spacing (no overlapping) between fuse center and LI,,3.300
(mf.8),Spacing (no overlapping) between fuse center and poly,,2.660
(mf.9),Spacing (no overlapping) between fuse center and tap,,2.640
(mf.10),Spacing (no overlapping) between fuse center and diff,,3.250
(mf.11),Spacing (no overlapping) between fuse center and nwell,,3.320
(mf.12),Size of fuse_shield,,0.5x2.4
(mf.13),Min. spacing of center of fuse to fuse_shield,,2.200
(mf.14),Max. spacing of center of fuse to fuse_shield,,3.300
(mf.15),"Fuse_shields are only placed between periphery metal (i.e., without fuse:dg) and non-isolated edges of fuse as defined by mf.16",,
(mf.16),The edge of a fuse is considered non-isolated if wider than or equal to mf.2 and spaced to fuse_metal by less than …,,4.000
(mf.17),Offset between fuse_shields center and fuse center,NC,0.000
(mf.18),Min and max space between fuse_shield and fuse_metal (opposite edges). Rule checked within 1 gridpoint.,,0.600
(mf.19),Spacing (no overlapping) between fuse center and Metal2,,3.300
(mf.20),Only one fuse per metal line allowed,,
(mf.21),"Min spacing , no overlap, between metal3 and fuse center",,3.300
(mf.22),Min spacing between fuse_contact to fuse_contact,,1.960
(mf.23),Spacing (no overlapping) between fuse center and Metal4,,N/A
(mf.24),Spacing (no overlapping) between fuse center and Metal5,,3.300
Name,Description,Flags,Value,Unit
(mf.1),Min. and max width of fuse,,0.800,µm
(mf.2),Length of fuse,,7.200,µm
(mf.3),Spacing between centers of adjacent fuses,,2.760,µm
(mf.4),Spacing between center of fuse and fuse_metal (fuse shields are exempted),,3.300,µm
(mf.5),Max. extension of fuse_metal beyond fuse boundary,,0.830,
(mf.6),Spacing (no overlapping) between fuse center and Metal1,,3.300,µm
(mf.7),Spacing (no overlapping) between fuse center and LI,,3.300,µm
(mf.8),Spacing (no overlapping) between fuse center and poly,,2.660,µm
(mf.9),Spacing (no overlapping) between fuse center and tap,,2.640,µm
(mf.10),Spacing (no overlapping) between fuse center and diff,,3.250,µm
(mf.11),Spacing (no overlapping) between fuse center and nwell,,3.320,µm
(mf.12),Size of fuse_shield,,0.5x2.4,µm
(mf.13),Min. spacing of center of fuse to fuse_shield,,2.200,µm
(mf.14),Max. spacing of center of fuse to fuse_shield,,3.300,µm
(mf.15),"Fuse_shields are only placed between periphery metal (i.e., without fuse:dg) and non-isolated edges of fuse as defined by mf.16",,,
(mf.16),The edge of a fuse is considered non-isolated if wider than or equal to mf.2 and spaced to fuse_metal by less than …,,4.000,
(mf.17),Offset between fuse_shields center and fuse center,NC,0.000,
(mf.18),Min and max space between fuse_shield and fuse_metal (opposite edges). Rule checked within 1 gridpoint.,,0.600,µm
(mf.19),Spacing (no overlapping) between fuse center and Metal2,,3.300,µm
(mf.20),Only one fuse per metal line allowed,,,
(mf.21),"Min spacing , no overlap, between metal3 and fuse center",,3.300,µm
(mf.22),Min spacing between fuse_contact to fuse_contact,,1.960,µm
(mf.23),Spacing (no overlapping) between fuse center and Metal4,,N/A,N/A
(mf.24),Spacing (no overlapping) between fuse center and Metal5,,3.300,µm

1 Name Description Flags Value Unit
2 (mf.1) Min. and max width of fuse 0.800 µm
3 (mf.2) Length of fuse 7.200 µm
4 (mf.3) Spacing between centers of adjacent fuses 2.760 µm
5 (mf.4) Spacing between center of fuse and fuse_metal (fuse shields are exempted) 3.300 µm
6 (mf.5) Max. extension of fuse_metal beyond fuse boundary 0.830
7 (mf.6) Spacing (no overlapping) between fuse center and Metal1 3.300 µm
8 (mf.7) Spacing (no overlapping) between fuse center and LI 3.300 µm
9 (mf.8) Spacing (no overlapping) between fuse center and poly 2.660 µm
10 (mf.9) Spacing (no overlapping) between fuse center and tap 2.640 µm
11 (mf.10) Spacing (no overlapping) between fuse center and diff 3.250 µm
12 (mf.11) Spacing (no overlapping) between fuse center and nwell 3.320 µm
13 (mf.12) Size of fuse_shield 0.5x2.4 µm
14 (mf.13) Min. spacing of center of fuse to fuse_shield 2.200 µm
15 (mf.14) Max. spacing of center of fuse to fuse_shield 3.300 µm
16 (mf.15) Fuse_shields are only placed between periphery metal (i.e., without fuse:dg) and non-isolated edges of fuse as defined by mf.16
17 (mf.16) The edge of a fuse is considered non-isolated if wider than or equal to mf.2 and spaced to fuse_metal by less than … 4.000
18 (mf.17) Offset between fuse_shields center and fuse center NC 0.000
19 (mf.18) Min and max space between fuse_shield and fuse_metal (opposite edges). Rule checked within 1 gridpoint. 0.600 µm
20 (mf.19) Spacing (no overlapping) between fuse center and Metal2 3.300 µm
21 (mf.20) Only one fuse per metal line allowed
22 (mf.21) Min spacing , no overlap, between metal3 and fuse center 3.300 µm
23 (mf.22) Min spacing between fuse_contact to fuse_contact 1.960 µm
24 (mf.23) Spacing (no overlapping) between fuse center and Metal4 N/A N/A
25 (mf.24) Spacing (no overlapping) between fuse center and Metal5 3.300 µm

12
docs/rules/periphery/p047-hvi_dotdash.csv
View File

@ -1,6 +1,6 @@
Name,Description,Flags,Value
(hvi.1),Min width of Hvi,P,0.600
(hvi.2a),Min spacing of Hvi to Hvi,P,0.700
(hvi.2b),Manual merge if space is below minimum,,
(hvi.4),Hvi must not overlap tunm,,
(hvi.5),Min space between hvi and nwell (exclude coincident edges),,0.700
Name,Description,Flags,Value,Unit
(hvi.1),Min width of Hvi,P,0.600,µm
(hvi.2a),Min spacing of Hvi to Hvi,P,0.700,µm
(hvi.2b),Manual merge if space is below minimum,,,
(hvi.4),Hvi must not overlap tunm,,,
(hvi.5),Min space between hvi and nwell (exclude coincident edges),,0.700,µm

1 Name Description Flags Value Unit
2 (hvi.1) Min width of Hvi P 0.600 µm
3 (hvi.2a) Min spacing of Hvi to Hvi P 0.700 µm
4 (hvi.2b) Manual merge if space is below minimum
5 (hvi.4) Hvi must not overlap tunm
6 (hvi.5) Min space between hvi and nwell (exclude coincident edges) 0.700 µm

10
docs/rules/periphery/p047-hvnwell_dotdash.csv
View File

@ -1,5 +1,5 @@
Name,Description,Flags,Value
(hvnwell.8),Min space between HV_nwell and any nwell on different nets,,2.000
(hvnwell.9),(Nwell overlapping hvi) must be enclosed by hvi,,
(hvnwell.10),"LVnwell and HnWell should not be on the same net (for the purposes of this check, short the connectivity through resistors); Exempt HnWell with li nets tagged ""lv_net"" using text.dg and Hnwell connected to nwell overlapping :drc_tag:`areaid.hl`",TC,
(hvnwell.11),"Nwell connected to the nets mentioned in the ""Power_Net_Hv"" field of the latcup GUI must be enclosed by hvi (exempt nwell inside :drc_tag:`areaid.hl`). Also for the purposes of this check, short the connectivity through resistors. The rule will be checked in the latchup run and exempted for cells ""s8tsg5_tx_ibias_gen"" and ""s8bbcnv_psoc3p_top_18"", ""rainier_top, indus_top*"", ""rainier_top, manas_top, ccg3_top""",,
Name,Description,Flags,Value,Unit
(hvnwell.8),Min space between HV_nwell and any nwell on different nets,,2.000,µm
(hvnwell.9),(Nwell overlapping hvi) must be enclosed by hvi,,,
(hvnwell.10),"LVnwell and HnWell should not be on the same net (for the purposes of this check, short the connectivity through resistors); Exempt HnWell with li nets tagged ""lv_net"" using text.dg and Hnwell connected to nwell overlapping :drc_tag:`areaid.hl`",TC,,
(hvnwell.11),"Nwell connected to the nets mentioned in the ""Power_Net_Hv"" field of the latcup GUI must be enclosed by hvi (exempt nwell inside :drc_tag:`areaid.hl`). Also for the purposes of this check, short the connectivity through resistors. The rule will be checked in the latchup run and exempted for cells ""s8tsg5_tx_ibias_gen"" and ""s8bbcnv_psoc3p_top_18"", ""rainier_top, indus_top*"", ""rainier_top, manas_top, ccg3_top""",,,

1 Name Description Flags Value Unit
2 (hvnwell.8) Min space between HV_nwell and any nwell on different nets 2.000 µm
3 (hvnwell.9) (Nwell overlapping hvi) must be enclosed by hvi
4 (hvnwell.10) LVnwell and HnWell should not be on the same net (for the purposes of this check, short the connectivity through resistors); Exempt HnWell with li nets tagged "lv_net" using text.dg and Hnwell connected to nwell overlapping :drc_tag:`areaid.hl` TC
5 (hvnwell.11) Nwell connected to the nets mentioned in the "Power_Net_Hv" field of the latcup GUI must be enclosed by hvi (exempt nwell inside :drc_tag:`areaid.hl`). Also for the purposes of this check, short the connectivity through resistors. The rule will be checked in the latchup run and exempted for cells "s8tsg5_tx_ibias_gen" and "s8bbcnv_psoc3p_top_18", "rainier_top, indus_top*", "rainier_top, manas_top, ccg3_top"

32
docs/rules/periphery/p048-hvdifftap_dotdash.csv
View File

@ -1,16 +1,16 @@
Name,Description,Flags,Value
(hvdifftap.14),"Min width of diff inside Hvi, except HV Pdiff resistors (difftap.14a)",P,0.290
(hvdifftap.14a),"Min width of diff inside Hvi, HV Pdiff resistors only",P,0.150
(hvdifftap.15a),Min space of Hdiff to Hdiff,P,0.300
(hvdifftap.15b),Min space of n+diff to non-abutting p+tap inside Hvi,P,0.370
(hvdifftap.16),Min width tap butting diff on one or two sides inside Hvi (rule exempted inside UHVI),,0.700
(hvdifftap.17),P+ Hdiff or Pdiff inside areaid:hvnwell must be enclosed by Hv_nwell by at least ….[Rule exempted inside UHVI],DE NE,0.330
(hvdifftap.18),Spacing of N+ diff to HV_nwell (rule exempted inside UHVI),DE NE,0.430
(hvdifftap.19),N+ Htap must be enclosed by Hv_nwell by at least …Rule exempted inside UHVI.,NE,0.330
(hvdifftap.20),Spacing of P+ tap to HV_nwell (Exempted for p+tap butting pwell.rs; rule exempted inside UHVI),,0.430
(hvdifftap.21),Diff or tap cannot straddle Hvi,P,
(hvdifftap.22),Min enclosure of Hdiff or Htap by Hvi. Rule exempted inside UHVI.,P,0.180
(hvdifftap.23),Space between diff or tap outside Hvi and Hvi,P,0.180
(hvdifftap.24),Spacing of nwell to N+ Hdiff (rule exempted inside UHVI),DE NE,0.430
(hvdifftap.25),Min space of N+ Hdiff inside HVI across non-abutting P+_tap,NC,1.070
(hvdifftap.26),Min spacing between pwbm to difftap outside UHVI,,N/A
Name,Description,Flags,Value,Unit
(hvdifftap.14),"Min width of diff inside Hvi, except HV Pdiff resistors (difftap.14a)",P,0.290,µm
(hvdifftap.14a),"Min width of diff inside Hvi, HV Pdiff resistors only",P,0.150,µm
(hvdifftap.15a),Min space of Hdiff to Hdiff,P,0.300,µm
(hvdifftap.15b),Min space of n+diff to non-abutting p+tap inside Hvi,P,0.370,µm
(hvdifftap.16),Min width tap butting diff on one or two sides inside Hvi (rule exempted inside UHVI),,0.700,µm
(hvdifftap.17),P+ Hdiff or Pdiff inside areaid:hvnwell must be enclosed by Hv_nwell by at least ….[Rule exempted inside UHVI],DE NE,0.330,µm
(hvdifftap.18),Spacing of N+ diff to HV_nwell (rule exempted inside UHVI),DE NE,0.430,µm
(hvdifftap.19),N+ Htap must be enclosed by Hv_nwell by at least …Rule exempted inside UHVI.,NE,0.330,µm
(hvdifftap.20),Spacing of P+ tap to HV_nwell (Exempted for p+tap butting pwell.rs; rule exempted inside UHVI),,0.430,µm
(hvdifftap.21),Diff or tap cannot straddle Hvi,P,,
(hvdifftap.22),Min enclosure of Hdiff or Htap by Hvi. Rule exempted inside UHVI.,P,0.180,µm
(hvdifftap.23),Space between diff or tap outside Hvi and Hvi,P,0.180,µm
(hvdifftap.24),Spacing of nwell to N+ Hdiff (rule exempted inside UHVI),DE NE,0.430,µm
(hvdifftap.25),Min space of N+ Hdiff inside HVI across non-abutting P+_tap,NC,1.070,µm
(hvdifftap.26),Min spacing between pwbm to difftap outside UHVI,,N/A,N/A

1 Name Description Flags Value Unit
2 (hvdifftap.14) Min width of diff inside Hvi, except HV Pdiff resistors (difftap.14a) P 0.290 µm
3 (hvdifftap.14a) Min width of diff inside Hvi, HV Pdiff resistors only P 0.150 µm
4 (hvdifftap.15a) Min space of Hdiff to Hdiff P 0.300 µm
5 (hvdifftap.15b) Min space of n+diff to non-abutting p+tap inside Hvi P 0.370 µm
6 (hvdifftap.16) Min width tap butting diff on one or two sides inside Hvi (rule exempted inside UHVI) 0.700 µm
7 (hvdifftap.17) P+ Hdiff or Pdiff inside areaid:hvnwell must be enclosed by Hv_nwell by at least ….[Rule exempted inside UHVI] DE NE 0.330 µm
8 (hvdifftap.18) Spacing of N+ diff to HV_nwell (rule exempted inside UHVI) DE NE 0.430 µm
9 (hvdifftap.19) N+ Htap must be enclosed by Hv_nwell by at least …Rule exempted inside UHVI. NE 0.330 µm
10 (hvdifftap.20) Spacing of P+ tap to HV_nwell (Exempted for p+tap butting pwell.rs; rule exempted inside UHVI) 0.430 µm
11 (hvdifftap.21) Diff or tap cannot straddle Hvi P
12 (hvdifftap.22) Min enclosure of Hdiff or Htap by Hvi. Rule exempted inside UHVI. P 0.180 µm
13 (hvdifftap.23) Space between diff or tap outside Hvi and Hvi P 0.180 µm
14 (hvdifftap.24) Spacing of nwell to N+ Hdiff (rule exempted inside UHVI) DE NE 0.430 µm
15 (hvdifftap.25) Min space of N+ Hdiff inside HVI across non-abutting P+_tap NC 1.070 µm
16 (hvdifftap.26) Min spacing between pwbm to difftap outside UHVI N/A N/A

24
docs/rules/periphery/p049-hvntm_dotdash.csv
View File

@ -1,12 +1,12 @@
Name,Description,Flags,Value
(hvntm.X.1 ),Hvntm can be drawn inside HVI. Drawn layer will be OR-ed with the CL and rechecked for CLDRC,,
(hvntm.1),Width of hvntm,P,0.700
(hvntm.2),Spacing of hvntm to hvntm,P,0.700
(hvntm.3),Min. enclosure of (n+_diff inside Hvi) but not overlapping :drc_tag:`areaid.ce` by hvntm,P,0.185
(hvntm.4),"Space, no overlap, between n+_diff outside Hvi and hvntm",P,0.185
(hvntm.5),"Space, no overlap, between p+_diff and hvntm",P DE,0.185
(hvntm.6a),"Space, no overlap, between p+_tap and hvntm (except along the diff-butting edge)",P,0.185
(hvntm.6b),"Space, no overlap, between p+_tap and hvntm along the diff-butting edge",P,0.000
(hvntm.7),hvntm must enclose ESD_nwell_tap inside hvi by atleast,P,0.000
(hvntm.9),Hvntm must not overlap :drc_tag:`areaid.ce`,,
(hvntm.10),Hvntm must overlap hvi,,
Name,Description,Flags,Value,Unit
(hvntm.X.1),Hvntm can be drawn inside HVI. Drawn layer will be OR-ed with the CL and rechecked for CLDRC,,,
(hvntm.1),Width of hvntm,P,0.700,µm
(hvntm.2),Spacing of hvntm to hvntm,P,0.700,µm
(hvntm.3),Min. enclosure of (n+_diff inside Hvi) but not overlapping :drc_tag:`areaid.ce` by hvntm,P,0.185,µm
(hvntm.4),"Space, no overlap, between n+_diff outside Hvi and hvntm",P,0.185,µm
(hvntm.5),"Space, no overlap, between p+_diff and hvntm",P DE,0.185,µm
(hvntm.6a),"Space, no overlap, between p+_tap and hvntm (except along the diff-butting edge)",P,0.185,µm
(hvntm.6b),"Space, no overlap, between p+_tap and hvntm along the diff-butting edge",P,0.000,µm
(hvntm.7),hvntm must enclose ESD_nwell_tap inside hvi by atleast,P,0.000,
(hvntm.9),Hvntm must not overlap :drc_tag:`areaid.ce`,,,
(hvntm.10),Hvntm must overlap hvi,,,

1 Name Description Flags Value Unit
2 (hvntm.X.1 ) (hvntm.X.1) Hvntm can be drawn inside HVI. Drawn layer will be OR-ed with the CL and rechecked for CLDRC
3 (hvntm.1) Width of hvntm P 0.700 µm
4 (hvntm.2) Spacing of hvntm to hvntm P 0.700 µm
5 (hvntm.3) Min. enclosure of (n+_diff inside Hvi) but not overlapping :drc_tag:`areaid.ce` by hvntm P 0.185 µm
6 (hvntm.4) Space, no overlap, between n+_diff outside Hvi and hvntm P 0.185 µm
7 (hvntm.5) Space, no overlap, between p+_diff and hvntm P DE 0.185 µm
8 (hvntm.6a) Space, no overlap, between p+_tap and hvntm (except along the diff-butting edge) P 0.185 µm
9 (hvntm.6b) Space, no overlap, between p+_tap and hvntm along the diff-butting edge P 0.000 µm
10 (hvntm.7) hvntm must enclose ESD_nwell_tap inside hvi by atleast P 0.000
11 (hvntm.9) Hvntm must not overlap :drc_tag:`areaid.ce`
12 (hvntm.10) Hvntm must overlap hvi

6
docs/rules/periphery/p049-hvpoly_dotdash.csv
View File

@ -1,3 +1,3 @@
Name,Description,Flags,Value
(hvpoly.13),Min width of poly over diff inside Hvi,P,0.500
(hvpoly.14),(poly and diff) cannot straddle Hvi,,
Name,Description,Flags,Value,Unit
(hvpoly.13),Min width of poly over diff inside Hvi,P,0.500,µm
(hvpoly.14),(poly and diff) cannot straddle Hvi,,,

1 Name Description Flags Value Unit
2 (hvpoly.13) Min width of poly over diff inside Hvi P 0.500 µm
3 (hvpoly.14) (poly and diff) cannot straddle Hvi

32
docs/rules/periphery/p050-denmos_dotdash.csv
View File

@ -1,16 +1,16 @@
Name,Description,Flags,Value
(denmos.1),Min width of de_nFet_gate,,1.055
(denmos.2),Min width of de_nFet_source not overlapping poly,,0.280
(denmos.3),Min width of de_nFet_source overlapping poly,,0.925
(denmos.4),Min width of the de_nFet_drain,,0.170
(denmos.5),Min/Max extension of de_nFet_source over nwell,,0.225
(denmos.6),Min/Max spacing between de_nFet_drain and de_nFet_source,,1.585
(denmos.7),Min channel width for de_nFet_gate,,5.000
(denmos.8),90 degree angles are not permitted for nwell overlapping de_nFET_drain,,
(denmos.9a),"All bevels on nwell are 45 degree, 0.43 um from corners",NC,
(denmos.9b),"All bevels on de_nFet_drain are 45 degree, 0.05 um from corners",NC,
(denmos.10),Min enclosure of de_nFet_drain by nwell,,0.660
(denmos.11),Min spacing between p+ tap and (nwell overlapping de_nFet_drain),,0.860
(denmos.12),Min spacing between nwells overlapping de_nFET_drain,,2.400
(denmos.13),de_nFet_source must be enclosed by nsdm by,,0.130
(denmos.14),nvhv FETs must be enclosed by :drc_tag:`areaid.mt`,,N/A
Name,Description,Flags,Value,Unit
(denmos.1),Min width of de_nFet_gate,,1.055,µm
(denmos.2),Min width of de_nFet_source not overlapping poly,,0.280,µm
(denmos.3),Min width of de_nFet_source overlapping poly,,0.925,µm
(denmos.4),Min width of the de_nFet_drain,,0.170,µm
(denmos.5),Min/Max extension of de_nFet_source over nwell,,0.225,
(denmos.6),Min/Max spacing between de_nFet_drain and de_nFet_source,,1.585,µm
(denmos.7),Min channel width for de_nFet_gate,,5.000,µm
(denmos.8),90 degree angles are not permitted for nwell overlapping de_nFET_drain,,,
(denmos.9a),"All bevels on nwell are 45 degree, 0.43 µm from corners",NC,,µm
(denmos.9b),"All bevels on de_nFet_drain are 45 degree, 0.05 µm from corners",NC,,µm
(denmos.10),Min enclosure of de_nFet_drain by nwell,,0.660,µm
(denmos.11),Min spacing between p+ tap and (nwell overlapping de_nFet_drain),,0.860,µm
(denmos.12),Min spacing between nwells overlapping de_nFET_drain,,2.400,µm
(denmos.13),de_nFet_source must be enclosed by nsdm by,,0.130,µm
(denmos.14),nvhv FETs must be enclosed by :drc_tag:`areaid.mt`,,N/A,N/A

1 Name Description Flags Value Unit
2 (denmos.1) Min width of de_nFet_gate 1.055 µm
3 (denmos.2) Min width of de_nFet_source not overlapping poly 0.280 µm
4 (denmos.3) Min width of de_nFet_source overlapping poly 0.925 µm
5 (denmos.4) Min width of the de_nFet_drain 0.170 µm
6 (denmos.5) Min/Max extension of de_nFet_source over nwell 0.225
7 (denmos.6) Min/Max spacing between de_nFet_drain and de_nFet_source 1.585 µm
8 (denmos.7) Min channel width for de_nFet_gate 5.000 µm
9 (denmos.8) 90 degree angles are not permitted for nwell overlapping de_nFET_drain
10 (denmos.9a) All bevels on nwell are 45 degree, 0.43 um from corners All bevels on nwell are 45 degree, 0.43 µm from corners NC µm
11 (denmos.9b) All bevels on de_nFet_drain are 45 degree, 0.05 um from corners All bevels on de_nFet_drain are 45 degree, 0.05 µm from corners NC µm
12 (denmos.10) Min enclosure of de_nFet_drain by nwell 0.660 µm
13 (denmos.11) Min spacing between p+ tap and (nwell overlapping de_nFet_drain) 0.860 µm
14 (denmos.12) Min spacing between nwells overlapping de_nFET_drain 2.400 µm
15 (denmos.13) de_nFet_source must be enclosed by nsdm by 0.130 µm
16 (denmos.14) nvhv FETs must be enclosed by :drc_tag:`areaid.mt` N/A N/A

30
docs/rules/periphery/p051-depmos_dotdash.csv
View File

@ -1,15 +1,15 @@
Name,Description,Flags,Value
(depmos.1),Min width of de_pFet_gate,,1.050
(depmos.2),Min width of de_pFet_source not overlapping poly,,0.280
(depmos.3),Min width of de_pFet_source overlapping poly,,0.920
(depmos.4),Min width of the de_pFet_drain,,0.170
(depmos.5),Min/Max extension of de_pFet_source beyond nwell,,0.260
(depmos.6),Min/Max spacing between de_pFet_drain and de_pFet_source,,1.190
(depmos.7),Min channel width for de_pFet_gate,,5.000
(depmos.8),90 degree angles are not permitted for nwell hole overlapping de_pFET_drain,,
(depmos.9a),"All bevels on nwell hole are 45 degree, 0.43 um from corners",NC,
(depmos.9b),"All bevels on de_pFet_drain are 45 degree, 0.05 um from corners",NC,
(depmos.10),Min enclosure of de_pFet_drain by nwell hole,,0.860
(depmos.11),Min spacing between n+ tap and (nwell hole enclosing de_pFET_drain),,0.660
(depmos.12),de_pFet_source must be enclosed by psdm by,,0.130
(depmos.13),pvhv fets( except those with W/L = 5.0/0.66) must be enclosed by :drc_tag:`areaid.mt`,,N/A
Name,Description,Flags,Value,Unit
(depmos.1),Min width of de_pFet_gate,,1.050,µm
(depmos.2),Min width of de_pFet_source not overlapping poly,,0.280,µm
(depmos.3),Min width of de_pFet_source overlapping poly,,0.920,µm
(depmos.4),Min width of the de_pFet_drain,,0.170,µm
(depmos.5),Min/Max extension of de_pFet_source beyond nwell,,0.260,
(depmos.6),Min/Max spacing between de_pFet_drain and de_pFet_source,,1.190,µm
(depmos.7),Min channel width for de_pFet_gate,,5.000,µm
(depmos.8),90 degree angles are not permitted for nwell hole overlapping de_pFET_drain,,,
(depmos.9a),"All bevels on nwell hole are 45 degree, 0.43 µm from corners",NC,,µm
(depmos.9b),"All bevels on de_pFet_drain are 45 degree, 0.05 µm from corners",NC,,µm
(depmos.10),Min enclosure of de_pFet_drain by nwell hole,,0.860,µm
(depmos.11),Min spacing between n+ tap and (nwell hole enclosing de_pFET_drain),,0.660,µm
(depmos.12),de_pFet_source must be enclosed by psdm by,,0.130,µm
(depmos.13),pvhv fets( except those with W/L = 5.0/0.66) must be enclosed by :drc_tag:`areaid.mt`,,N/A,N/A

1 Name Description Flags Value Unit
2 (depmos.1) Min width of de_pFet_gate 1.050 µm
3 (depmos.2) Min width of de_pFet_source not overlapping poly 0.280 µm
4 (depmos.3) Min width of de_pFet_source overlapping poly 0.920 µm
5 (depmos.4) Min width of the de_pFet_drain 0.170 µm
6 (depmos.5) Min/Max extension of de_pFet_source beyond nwell 0.260
7 (depmos.6) Min/Max spacing between de_pFet_drain and de_pFet_source 1.190 µm
8 (depmos.7) Min channel width for de_pFet_gate 5.000 µm
9 (depmos.8) 90 degree angles are not permitted for nwell hole overlapping de_pFET_drain
10 (depmos.9a) All bevels on nwell hole are 45 degree, 0.43 um from corners All bevels on nwell hole are 45 degree, 0.43 µm from corners NC µm
11 (depmos.9b) All bevels on de_pFet_drain are 45 degree, 0.05 um from corners All bevels on de_pFet_drain are 45 degree, 0.05 µm from corners NC µm
12 (depmos.10) Min enclosure of de_pFet_drain by nwell hole 0.860 µm
13 (depmos.11) Min spacing between n+ tap and (nwell hole enclosing de_pFET_drain) 0.660 µm
14 (depmos.12) de_pFet_source must be enclosed by psdm by 0.130 µm
15 (depmos.13) pvhv fets( except those with W/L = 5.0/0.66) must be enclosed by :drc_tag:`areaid.mt` N/A N/A

18
docs/rules/periphery/p052-extd_dotdash.csv
View File

@ -1,9 +1,9 @@
Name,Description,Flags,Value
(extd.1),Difftap cannot straddle areaid:en,,
(extd.2),DiffTap must have 2 or 3 coincident edges with areaid:en if enclosed by areaid:en,,
(extd.3),Poly must not be entirely overlapping difftap in areaid:en,,
(extd.4),"Only cell name ""s8rf_n20vhv1*"" is a valid cell name for n20vhv1 device (Check in LVS as invalid device)",,N/A
(extd.5),"Only cell name ""s8rf_n20vhviso1"" is a valid cell name for n20vhviso1 device (Check in LVS as invalid device)",,N/A
(extd.6),"Only cell name ""s8rf_p20vhv1"" is a valid cell name for p20vhv1 device (Check in LVS as invalid device)",,N/A
(extd.7),"Only cell name ""s8rf_n20nativevhv1*"" is a valid cell name for n20nativevhv1 device (Check in LVS as invalid device)",,N/A
(extd.8),"Only cell name ""s8rf_n20zvtvhv1*"" is a valid cell name for n20zvtvhv1 device (Check in LVS as invalid device)",,N/A
Name,Description,Flags,Value,Unit
(extd.1),Difftap cannot straddle areaid:en,,,
(extd.2),DiffTap must have 2 or 3 coincident edges with areaid:en if enclosed by areaid:en,,,
(extd.3),Poly must not be entirely overlapping difftap in areaid:en,,,
(extd.4),"Only cell name ""s8rf_n20vhv1*"" is a valid cell name for n20vhv1 device (Check in LVS as invalid device)",,N/A,N/A
(extd.5),"Only cell name ""s8rf_n20vhviso1"" is a valid cell name for n20vhviso1 device (Check in LVS as invalid device)",,N/A,N/A
(extd.6),"Only cell name ""s8rf_p20vhv1"" is a valid cell name for p20vhv1 device (Check in LVS as invalid device)",,N/A,N/A
(extd.7),"Only cell name ""s8rf_n20nativevhv1*"" is a valid cell name for n20nativevhv1 device (Check in LVS as invalid device)",,N/A,N/A
(extd.8),"Only cell name ""s8rf_n20zvtvhv1*"" is a valid cell name for n20zvtvhv1 device (Check in LVS as invalid device)",,N/A,N/A

1 Name Description Flags Value Unit
2 (extd.1) Difftap cannot straddle areaid:en
3 (extd.2) DiffTap must have 2 or 3 coincident edges with areaid:en if enclosed by areaid:en
4 (extd.3) Poly must not be entirely overlapping difftap in areaid:en
5 (extd.4) Only cell name "s8rf_n20vhv1*" is a valid cell name for n20vhv1 device (Check in LVS as invalid device) N/A N/A
6 (extd.5) Only cell name "s8rf_n20vhviso1" is a valid cell name for n20vhviso1 device (Check in LVS as invalid device) N/A N/A
7 (extd.6) Only cell name "s8rf_p20vhv1" is a valid cell name for p20vhv1 device (Check in LVS as invalid device) N/A N/A
8 (extd.7) Only cell name "s8rf_n20nativevhv1*" is a valid cell name for n20nativevhv1 device (Check in LVS as invalid device) N/A N/A
9 (extd.8) Only cell name "s8rf_n20zvtvhv1*" is a valid cell name for n20zvtvhv1 device (Check in LVS as invalid device) N/A N/A

40
docs/rules/periphery/p054-hv_dotdash_dotdash.csv
View File

@ -1,20 +1,20 @@
Name,Description,Flags,Value
(hv.X.1),High voltage source/drain regions must be tagged by diff:hv,,
(hv.X.3),"High voltage poly can be drawn over multiple diff regions that are ALL reverse-biased by at least 300 mV (existence of reverse-bias is not checked by the CAD flow). It can also be drawn over multiple diffs when all sources and all drain are shorted together. In these case, the high voltage poly can be tagged with the text:dg label with a value “hv_bb”. Exceptions to this use of the hv_bb label must be approved by technology. Under certain bias conditions, high voltage poly tagged with hv_bb can cross an nwell boundary. The poly of the drain extended device crosses nwell by construction and can be tagged with the ""hv_bb"" label. Use of the hv_bb label on high voltage poly crossing an nwell boundary must be approved by technology. All high voltage poly tagged with hv_bb will not be checked to hv.poly.1, hv.poly.2, hv.poly.3 and hv.poly.4.",,
(hv.X.4),Any piece of layout that is shorted to hv_source/drain becomes a high voltage feature.,,
(hv.X.5),"In cases where an hv poly gate abuts only low voltage source and drain, the poly gate can be tagged with the text:dg label with a value ""hv_lv"". In this case, the ""hv_lv"" tagged poly gate and its extensions will not be checked to hv.poly.6, but is checked by rules in the poly.-.- section. The use of the hv_lv label must be approved by technology.",,
(hv.X.6),"Nwell biased at voltages >= 7.2V must be tagged with text ""shv_nwell""",NC,
(hv.nwell.1),"Min spacing of nwell tagged with text ""shv_nwell"" to any nwell on different nets",,2.500
(hv.diff.1a),Minimum hv_source/drain spacing to diff for edges of hv_source/drain and diff not butting tap,,0.300
(hv.diff.1b),Minimum spacing of (n+/p+ diff resistors and diodes) connected to hv_source/drain to diff,,0.300
(hv.diff.2),Minimum spacing of nwell connected to hv_source/drain to n+ diff,DE,0.430
(hv.diff.3a),Minimum n+ hv_source/drain spacing to nwell,,0.550
(hv.diff.3b),Minimum spacing of (n+ diff resistors and diodes) connected to hv_source/drain to nwell,,0.550
(hv.poly.1),Hv poly feature hvPoly (including hv poly resistors) can be drawn over only one diff region and is not allowed to cross nwell boundary except (1) as allowed in rule .X.3 and (2) nwell hole boundary in depmos,,
(hv.poly.2),Min spacing of hvPoly (including hv poly resistor) on field to diff (diff butting hvPoly are excluded),,0.300
(hv.poly.3),Min spacing of hvPoly (including hv poly resistor) on field to n-well (exempt poly stradding nwell in a denmos/depmos),,0.550
(hv.poly.4),Enclosure of hvPoly (including hv poly resistor) on field by n-well (exempt poly stradding nwell in a denmos/depmos),,0.300
(hv.poly.6a),Min extension of poly beyond hvFET_gate (exempt poly extending beyond diff along the S/D direction in a denmos/depmos),,0.160
(hv.poly.6b),Extension of hv poly beyond FET_gate (including hvFET_gate; exempt poly extending beyond diff along the S/D direction in a denmos/depmos),,0.160
(hv.poly.7),Minimum overlap of hv poly ring_FET and diff,,
(hv.poly.8),Any poly gate abutting hv_source/drain becomes a hvFET_gate,,
Name,Description,Flags,Value,Unit
(hv.X.1),High voltage source/drain regions must be tagged by diff:hv,,,
(hv.X.3),"High voltage poly can be drawn over multiple diff regions that are ALL reverse-biased by at least 300 mV (existence of reverse-bias is not checked by the CAD flow). It can also be drawn over multiple diffs when all sources and all drain are shorted together. In these case, the high voltage poly can be tagged with the text:dg label with a value “hv_bb”. Exceptions to this use of the hv_bb label must be approved by technology. Under certain bias conditions, high voltage poly tagged with hv_bb can cross an nwell boundary. The poly of the drain extended device crosses nwell by construction and can be tagged with the ""hv_bb"" label. Use of the hv_bb label on high voltage poly crossing an nwell boundary must be approved by technology. All high voltage poly tagged with hv_bb will not be checked to hv.poly.1, hv.poly.2, hv.poly.3 and hv.poly.4.",,,
(hv.X.4),Any piece of layout that is shorted to hv_source/drain becomes a high voltage feature.,,,
(hv.X.5),"In cases where an hv poly gate abuts only low voltage source and drain, the poly gate can be tagged with the text:dg label with a value ""hv_lv"". In this case, the ""hv_lv"" tagged poly gate and its extensions will not be checked to hv.poly.6, but is checked by rules in the poly.-.- section. The use of the hv_lv label must be approved by technology.",,,
(hv.X.6),"Nwell biased at voltages >= 7.2V must be tagged with text ""shv_nwell""",NC,,
(hv.nwell.1),"Min spacing of nwell tagged with text ""shv_nwell"" to any nwell on different nets",,2.500,µm
(hv.diff.1a),Minimum hv_source/drain spacing to diff for edges of hv_source/drain and diff not butting tap,,0.300,µm
(hv.diff.1b),Minimum spacing of (n+/p+ diff resistors and diodes) connected to hv_source/drain to diff,,0.300,µm
(hv.diff.2),Minimum spacing of nwell connected to hv_source/drain to n+ diff,DE,0.430,µm
(hv.diff.3a),Minimum n+ hv_source/drain spacing to nwell,,0.550,µm
(hv.diff.3b),Minimum spacing of (n+ diff resistors and diodes) connected to hv_source/drain to nwell,,0.550,µm
(hv.poly.1),Hv poly feature hvPoly (including hv poly resistors) can be drawn over only one diff region and is not allowed to cross nwell boundary except (1) as allowed in rule .X.3 and (2) nwell hole boundary in depmos,,,
(hv.poly.2),Min spacing of hvPoly (including hv poly resistor) on field to diff (diff butting hvPoly are excluded),,0.300,µm
(hv.poly.3),Min spacing of hvPoly (including hv poly resistor) on field to n-well (exempt poly stradding nwell in a denmos/depmos),,0.550,µm
(hv.poly.4),Enclosure of hvPoly (including hv poly resistor) on field by n-well (exempt poly stradding nwell in a denmos/depmos),,0.300,µm
(hv.poly.6a),Min extension of poly beyond hvFET_gate (exempt poly extending beyond diff along the S/D direction in a denmos/depmos),,0.160,
(hv.poly.6b),Extension of hv poly beyond FET_gate (including hvFET_gate; exempt poly extending beyond diff along the S/D direction in a denmos/depmos),,0.160,
(hv.poly.7),Minimum overlap of hv poly ring_FET and diff,,,
(hv.poly.8),Any poly gate abutting hv_source/drain becomes a hvFET_gate,,,

1 Name Description Flags Value Unit
2 (hv.X.1) High voltage source/drain regions must be tagged by diff:hv
3 (hv.X.3) High voltage poly can be drawn over multiple diff regions that are ALL reverse-biased by at least 300 mV (existence of reverse-bias is not checked by the CAD flow). It can also be drawn over multiple diffs when all sources and all drain are shorted together. In these case, the high voltage poly can be tagged with the text:dg label with a value “hv_bb”. Exceptions to this use of the hv_bb label must be approved by technology. Under certain bias conditions, high voltage poly tagged with hv_bb can cross an nwell boundary. The poly of the drain extended device crosses nwell by construction and can be tagged with the "hv_bb" label. Use of the hv_bb label on high voltage poly crossing an nwell boundary must be approved by technology. All high voltage poly tagged with hv_bb will not be checked to hv.poly.1, hv.poly.2, hv.poly.3 and hv.poly.4.
4 (hv.X.4) Any piece of layout that is shorted to hv_source/drain becomes a high voltage feature.
5 (hv.X.5) In cases where an hv poly gate abuts only low voltage source and drain, the poly gate can be tagged with the text:dg label with a value "hv_lv". In this case, the "hv_lv" tagged poly gate and its extensions will not be checked to hv.poly.6, but is checked by rules in the poly.-.- section. The use of the hv_lv label must be approved by technology.
6 (hv.X.6) Nwell biased at voltages >= 7.2V must be tagged with text "shv_nwell" NC
7 (hv.nwell.1) Min spacing of nwell tagged with text "shv_nwell" to any nwell on different nets 2.500 µm
8 (hv.diff.1a) Minimum hv_source/drain spacing to diff for edges of hv_source/drain and diff not butting tap 0.300 µm
9 (hv.diff.1b) Minimum spacing of (n+/p+ diff resistors and diodes) connected to hv_source/drain to diff 0.300 µm
10 (hv.diff.2) Minimum spacing of nwell connected to hv_source/drain to n+ diff DE 0.430 µm
11 (hv.diff.3a) Minimum n+ hv_source/drain spacing to nwell 0.550 µm
12 (hv.diff.3b) Minimum spacing of (n+ diff resistors and diodes) connected to hv_source/drain to nwell 0.550 µm
13 (hv.poly.1) Hv poly feature hvPoly (including hv poly resistors) can be drawn over only one diff region and is not allowed to cross nwell boundary except (1) as allowed in rule .X.3 and (2) nwell hole boundary in depmos
14 (hv.poly.2) Min spacing of hvPoly (including hv poly resistor) on field to diff (diff butting hvPoly are excluded) 0.300 µm
15 (hv.poly.3) Min spacing of hvPoly (including hv poly resistor) on field to n-well (exempt poly stradding nwell in a denmos/depmos) 0.550 µm
16 (hv.poly.4) Enclosure of hvPoly (including hv poly resistor) on field by n-well (exempt poly stradding nwell in a denmos/depmos) 0.300 µm
17 (hv.poly.6a) Min extension of poly beyond hvFET_gate (exempt poly extending beyond diff along the S/D direction in a denmos/depmos) 0.160
18 (hv.poly.6b) Extension of hv poly beyond FET_gate (including hvFET_gate; exempt poly extending beyond diff along the S/D direction in a denmos/depmos) 0.160
19 (hv.poly.7) Minimum overlap of hv poly ring_FET and diff
20 (hv.poly.8) Any poly gate abutting hv_source/drain becomes a hvFET_gate

22
docs/rules/periphery/p055-uhvi_dotdash_dotdash.csv
View File

@ -1,11 +1,11 @@
Name,Description,Flags,Value
(uhvi.1.-),diff/tap can not straddle UHVI,,N/A
(uhvi.2.-),poly can not straddle UHVI,,N/A
(uhvi.3.-),pwbm.dg must be enclosed by UHVI (exempt inside :drc_tag:`areaid.lw`),,N/A
(uhvi.4.-),dnw.dg can not straddle UHVI,,N/A
(uhvi.5.-),UHVI must enclose :drc_tag:`areaid.ext`,,N/A
(uhvi.6.-),UHVI must enclose dnwell,,N/A
(uhvi.7.-),natfet.dg must be enclosed by UHVI layer by at least,,N/A
(uhvi.8.-),Minimum width of natfet.dg,,N/A
(uhvi.9.-),Minimum Space spacing of natfet.dg,,N/A
(uhvi.10.-),natfet.dg layer is not allowed,,N/A
Name,Description,Flags,Value,Unit
(uhvi.1.-),diff/tap can not straddle UHVI,,N/A,N/A
(uhvi.2.-),poly can not straddle UHVI,,N/A,N/A
(uhvi.3.-),pwbm.dg must be enclosed by UHVI (exempt inside :drc_tag:`areaid.lw`),,N/A,N/A
(uhvi.4.-),dnw.dg can not straddle UHVI,,N/A,N/A
(uhvi.5.-),UHVI must enclose :drc_tag:`areaid.ext`,,N/A,N/A
(uhvi.6.-),UHVI must enclose dnwell,,N/A,N/A
(uhvi.7.-),natfet.dg must be enclosed by UHVI layer by at least,,N/A,N/A
(uhvi.8.-),Minimum width of natfet.dg,,N/A,N/A
(uhvi.9.-),Minimum Space spacing of natfet.dg,,N/A,N/A
(uhvi.10.-),natfet.dg layer is not allowed,,N/A,N/A

1 Name Description Flags Value Unit
2 (uhvi.1.-) diff/tap can not straddle UHVI N/A N/A
3 (uhvi.2.-) poly can not straddle UHVI N/A N/A
4 (uhvi.3.-) pwbm.dg must be enclosed by UHVI (exempt inside :drc_tag:`areaid.lw`) N/A N/A
5 (uhvi.4.-) dnw.dg can not straddle UHVI N/A N/A
6 (uhvi.5.-) UHVI must enclose :drc_tag:`areaid.ext` N/A N/A
7 (uhvi.6.-) UHVI must enclose dnwell N/A N/A
8 (uhvi.7.-) natfet.dg must be enclosed by UHVI layer by at least N/A N/A
9 (uhvi.8.-) Minimum width of natfet.dg N/A N/A
10 (uhvi.9.-) Minimum Space spacing of natfet.dg N/A N/A
11 (uhvi.10.-) natfet.dg layer is not allowed N/A N/A

8
docs/rules/periphery/p055-ulvt-_dotdash.csv
View File

@ -1,4 +1,4 @@
Name,Description,Flags,Value
(ulvt-.1),":drc_tag:`areaid.low_vt` must enclose dnw for the UHV dnw-psub diode texted ""condiodeHvPsub""",,NA
(ulvt-.2),":drc_tag:`areaid.low_vt` must enclose pwbm.dg for the UHV dnw-psub diode texted ""condiodeHvPsub""",,NA
(ulvt-.3),:drc_tag:`areaid.low_vt` can not straddle UHVI,,NA
Name,Description,Flags,Value,Unit
(ulvt-.1),":drc_tag:`areaid.low_vt` must enclose dnw for the UHV dnw-psub diode texted ""condiodeHvPsub""",,NA,
(ulvt-.2),":drc_tag:`areaid.low_vt` must enclose pwbm.dg for the UHV dnw-psub diode texted ""condiodeHvPsub""",,NA,
(ulvt-.3),:drc_tag:`areaid.low_vt` can not straddle UHVI,,NA,

1 Name Description Flags Value Unit
2 (ulvt-.1) :drc_tag:`areaid.low_vt` must enclose dnw for the UHV dnw-psub diode texted "condiodeHvPsub" NA
3 (ulvt-.2) :drc_tag:`areaid.low_vt` must enclose pwbm.dg for the UHV dnw-psub diode texted "condiodeHvPsub" NA
4 (ulvt-.3) :drc_tag:`areaid.low_vt` can not straddle UHVI NA

30
docs/rules/periphery/p055-vhvi_dotdash_dotdash.csv
View File

@ -1,15 +1,15 @@
Name,Description,Flags,Value
(vhvi.vhv.1),Terminals operating at nominal 12V (maximum 16V) bias must be tagged as Very-High-Voltage (VHV) using vhvi:dg layer,NC,
(vhvi.vhv.2),A source or drain of a drain-extended device can be tagged by vhvi:dg. A device with either source or drain (not both) tagged with vhvi:dg serves as a VHV propagation stopper,NC,
(vhvi.vhv.3),Any feature connected to VHVSourceDrain becomes a very-high-voltage feature,NC,
(vhvi.vhv.4),Any feature connected to VHVPoly becomes a very-high-voltage feature,NC,
(vhvi.vhv.5),"Diffusion that is not a part of a drain-extended device (i.e., diff not areaid:en) must not be on the same net as VHVSourceDrain. Only diffusion inside :drc_tag:`areaid.ed` and LV diffusion tagged with vhvi:dg are exempted.",,
(vhvi.vhv.6),"Poly resistor can act as a VHV propagation stopper. For this, it should be tagged with text ""vhv_block""",NC,
(vhvi.1.-),Min width of vhvi:dg,,0.020
(vhvi.2.-),Vhvi:dg cannot overlap areaid:ce,,
(vhvi.3.-),VHVGate must overlap hvi:dg,,
(vhvi.4.-),Poly connected to the same net as a VHVSourceDrain must be tagged with vhvi:dg layer,,
(vhvi.5.-),Vhvi:dg cannot straddle VHVSourceDrain,,
(vhvi.6.-),Vhvi:dg overlapping VHVSourceDrain must not overlap poly,,
(vhvi.7.-),Vhvi:dg cannot straddle VHVPoly,,
(vhvi.8.-),"Min space between nwell tagged with vhvi:dg and deep nwell, nwell, or n+diff on a separate net (except for n+diff overlapping nwell tagged with vhvi:dg).",,11.240
Name,Description,Flags,Value,Unit
(vhvi.vhv.1),Terminals operating at nominal 12V (maximum 16V) bias must be tagged as Very-High-Voltage (VHV) using vhvi:dg layer,NC,,
(vhvi.vhv.2),A source or drain of a drain-extended device can be tagged by vhvi:dg. A device with either source or drain (not both) tagged with vhvi:dg serves as a VHV propagation stopper,NC,,
(vhvi.vhv.3),Any feature connected to VHVSourceDrain becomes a very-high-voltage feature,NC,,
(vhvi.vhv.4),Any feature connected to VHVPoly becomes a very-high-voltage feature,NC,,
(vhvi.vhv.5),"Diffusion that is not a part of a drain-extended device (i.e., diff not areaid:en) must not be on the same net as VHVSourceDrain. Only diffusion inside :drc_tag:`areaid.ed` and LV diffusion tagged with vhvi:dg are exempted.",,,
(vhvi.vhv.6),"Poly resistor can act as a VHV propagation stopper. For this, it should be tagged with text ""vhv_block""",NC,,
(vhvi.1.-),Min width of vhvi:dg,,0.020,µm
(vhvi.2.-),Vhvi:dg cannot overlap areaid:ce,,,
(vhvi.3.-),VHVGate must overlap hvi:dg,,,
(vhvi.4.-),Poly connected to the same net as a VHVSourceDrain must be tagged with vhvi:dg layer,,,
(vhvi.5.-),Vhvi:dg cannot straddle VHVSourceDrain,,,
(vhvi.6.-),Vhvi:dg overlapping VHVSourceDrain must not overlap poly,,,
(vhvi.7.-),Vhvi:dg cannot straddle VHVPoly,,,
(vhvi.8.-),"Min space between nwell tagged with vhvi:dg and deep nwell, nwell, or n+diff on a separate net (except for n+diff overlapping nwell tagged with vhvi:dg).",,11.240,µm

1 Name Description Flags Value Unit
2 (vhvi.vhv.1) Terminals operating at nominal 12V (maximum 16V) bias must be tagged as Very-High-Voltage (VHV) using vhvi:dg layer NC
3 (vhvi.vhv.2) A source or drain of a drain-extended device can be tagged by vhvi:dg. A device with either source or drain (not both) tagged with vhvi:dg serves as a VHV propagation stopper NC
4 (vhvi.vhv.3) Any feature connected to VHVSourceDrain becomes a very-high-voltage feature NC
5 (vhvi.vhv.4) Any feature connected to VHVPoly becomes a very-high-voltage feature NC
6 (vhvi.vhv.5) Diffusion that is not a part of a drain-extended device (i.e., diff not areaid:en) must not be on the same net as VHVSourceDrain. Only diffusion inside :drc_tag:`areaid.ed` and LV diffusion tagged with vhvi:dg are exempted.
7 (vhvi.vhv.6) Poly resistor can act as a VHV propagation stopper. For this, it should be tagged with text "vhv_block" NC
8 (vhvi.1.-) Min width of vhvi:dg 0.020 µm
9 (vhvi.2.-) Vhvi:dg cannot overlap areaid:ce
10 (vhvi.3.-) VHVGate must overlap hvi:dg
11 (vhvi.4.-) Poly connected to the same net as a VHVSourceDrain must be tagged with vhvi:dg layer
12 (vhvi.5.-) Vhvi:dg cannot straddle VHVSourceDrain
13 (vhvi.6.-) Vhvi:dg overlapping VHVSourceDrain must not overlap poly
14 (vhvi.7.-) Vhvi:dg cannot straddle VHVPoly
15 (vhvi.8.-) Min space between nwell tagged with vhvi:dg and deep nwell, nwell, or n+diff on a separate net (except for n+diff overlapping nwell tagged with vhvi:dg). 11.240 µm

26
docs/rules/periphery/p056-pwres_dotdash_dotdash.csv
View File

@ -1,13 +1,13 @@
Name,Description,Flags,Value
(pwres.1.-),Pwell resistor has to be enclosed by the res layer,NC,
(pwres.2.-),Min/Max width of pwell resistor,,2.650
(pwres.3.-),Min length of pwell resistor,,26.500
(pwres.4.-),Max length of pwell resistor,,265.00
(pwres.5.-),Min/Max spacing of tap inside the pwell resistor to nwell,,0.220
(pwres.6.-),Min/Max width of tap inside the pwell resistor,,0.530
(pwres.7a.-),Every pwres_terminal must enclose 12 licon1,,
(pwres.7b.-),Every pwres_terminal must enclose 12 mcons if routed through metal1,,
(pwres.8.-),Diff or poly is not allowed in the pwell resistor.,,
(pwres.9.-),Nwell surrounding the pwell resistor must have a full ring of contacted tap strapped with metal.,,
(pwres.10.-),The res layer must abut pwres_terminal on opposite and parallel edges,,
(pwres.11.-),The res layer must abut nwell on opposite and parallel edges not checked in Rule pwres.10,,
Name,Description,Flags,Value,Unit
(pwres.1.-),Pwell resistor has to be enclosed by the res layer,NC,,
(pwres.2.-),Min/Max width of pwell resistor,,2.650,µm
(pwres.3.-),Min length of pwell resistor,,26.500,µm
(pwres.4.-),Max length of pwell resistor,,265.00,µm
(pwres.5.-),Min/Max spacing of tap inside the pwell resistor to nwell,,0.220,µm
(pwres.6.-),Min/Max width of tap inside the pwell resistor,,0.530,µm
(pwres.7a.-),Every pwres_terminal must enclose 12 licon1,,,
(pwres.7b.-),Every pwres_terminal must enclose 12 mcons if routed through metal1,,,
(pwres.8.-),Diff or poly is not allowed in the pwell resistor.,,,
(pwres.9.-),Nwell surrounding the pwell resistor must have a full ring of contacted tap strapped with metal.,,,
(pwres.10.-),The res layer must abut pwres_terminal on opposite and parallel edges,,,
(pwres.11.-),The res layer must abut nwell on opposite and parallel edges not checked in Rule pwres.10,,,

1 Name Description Flags Value Unit
2 (pwres.1.-) Pwell resistor has to be enclosed by the res layer NC
3 (pwres.2.-) Min/Max width of pwell resistor 2.650 µm
4 (pwres.3.-) Min length of pwell resistor 26.500 µm
5 (pwres.4.-) Max length of pwell resistor 265.00 µm
6 (pwres.5.-) Min/Max spacing of tap inside the pwell resistor to nwell 0.220 µm
7 (pwres.6.-) Min/Max width of tap inside the pwell resistor 0.530 µm
8 (pwres.7a.-) Every pwres_terminal must enclose 12 licon1
9 (pwres.7b.-) Every pwres_terminal must enclose 12 mcons if routed through metal1
10 (pwres.8.-) Diff or poly is not allowed in the pwell resistor.
11 (pwres.9.-) Nwell surrounding the pwell resistor must have a full ring of contacted tap strapped with metal.
12 (pwres.10.-) The res layer must abut pwres_terminal on opposite and parallel edges
13 (pwres.11.-) The res layer must abut nwell on opposite and parallel edges not checked in Rule pwres.10

8
docs/rules/periphery/p057-rfdiode_dotdash_dotdash.csv
View File

@ -1,8 +1,8 @@
Name,Description,Flags,Value
(rfdiode.1.-),Only 90 degrees allowed for :drc_tag:`areaid.re`,,
(rfdiode.2.-),:drc_tag:`areaid.re` must be coincident with nwell for the rf nwell diode,,
Name,Description,Flags,Value,Unit
(rfdiode.1.-),Only 90 degrees allowed for :drc_tag:`areaid.re`,,,
(rfdiode.2.-),:drc_tag:`areaid.re` must be coincident with nwell for the rf nwell diode,,,
(rfdiode.3.-),":drc_tag:`areaid.re` must be coincident with innwer edge of the nwell ring for the rf pwell-deep nwell diode
Allowed PNP layout
Layout: pnppar
Allowed NPN layout
Layout: npnpar1x1",,
Layout: npnpar1x1",,,

1 Name Description Flags Value Unit
2 (rfdiode.1.-) Only 90 degrees allowed for :drc_tag:`areaid.re`
3 (rfdiode.2.-) :drc_tag:`areaid.re` must be coincident with nwell for the rf nwell diode
4 (rfdiode.3.-) :drc_tag:`areaid.re` must be coincident with innwer edge of the nwell ring for the rf pwell-deep nwell diode Allowed PNP layout Layout: pnppar Allowed NPN layout Layout: npnpar1x1
5
6
7
8

14
docs/rules/periphery/periphery-split-csv.py
View File

@ -55,7 +55,7 @@ class Rule:
description: str = ''
flags: Tuple[RuleFlags] = field(default_factory=tuple)
value: str = ''
unit: str = ''
@dataclass
class RuleTable:
@ -219,7 +219,7 @@ for d in data[1:]:
rt.enabled = False
for r in rows:
assert len(r) == 4, r
assert len(r) == 5, r
if r[0] == 'Use' and r[1] == 'Explanation':
break
@ -233,6 +233,7 @@ for d in data[1:]:
r[3] = ''
rc.flags = tuple(flags)
rc.value = r[3]
rc.unit = r[4].strip()
rt.rules.append(rc)
if rule_tables:
@ -288,14 +289,14 @@ for rt in rule_tables:
""".format(textwrap.indent(rt.notes, prefix=' ')))
headers = ('Name', 'Description', 'Flags', 'Value')
headers_fmt = (':drc_rule:`Name`', 'Description', ':drc_flag:`Flags`', 'Value')
headers = ('Name', 'Description', 'Flags', 'Value', 'Unit')
headers_fmt = (':drc_rule:`Name`', 'Description', ':drc_flag:`Flags`', 'Value', 'Unit')
rst.write("""\
.. list-table:: {rt.description}
:header-rows: 1
:stub-columns: 1
:widths: 10 75 5 10
:widths: 9 73 6 6 6
* - {h}
""".format(rt=rt,h='\n - '.join(headers_fmt)))
@ -315,12 +316,13 @@ for rt in rule_tables:
- {d}
- {f}
- {r.value}
- {r.unit}
""".format(r=r, d=d, f=f))
rst.write('\n\n')
with open(rt.csv_fname, 'w', newline='', encoding='utf8') as f:
w = csv.DictWriter(f, headers)
w = csv.DictWriter(f, headers, lineterminator='\n')
w.writeheader()
for r in rt.rules:
d = {f: getattr(r, f.lower()) for f in headers}

1238
docs/rules/periphery/periphery.csv
View File

File diff suppressed because it is too large Load Diff