2020-07-02 13:23:56 -05:00
|
|
|
documentation: ["*.rst", "docs"]
|
|
|
|
|
|
|
|
files-definition: ["definition.json"]
|
|
|
|
|
2020-07-14 15:06:05 -05:00
|
|
|
files-layout-gds: ["*Makefile"]
|
|
|
|
|
2020-07-02 13:23:56 -05:00
|
|
|
files-layout-gds: ["*.gds"]
|
|
|
|
files-layout-lef-magic: ["*.magic.lef"]
|
|
|
|
files-layout-lef: ["*.lef"]
|
2020-07-08 19:53:22 -05:00
|
|
|
files-layout-tlef: ["*.tlef"]
|
2020-07-02 13:23:56 -05:00
|
|
|
|
|
|
|
files-model-behavioral-verilog: ["*.behavioral.v"]
|
|
|
|
files-model-functional-verilog: ["*.functional.v"]
|
|
|
|
files-model-spice: ["*.spice"]
|
|
|
|
# files-model-verilog
|
|
|
|
|
|
|
|
files-netlist-cdl: ["*.cdl"]
|
|
|
|
files-netlist-tsv: ["*.netlist.tsv"]
|
|
|
|
|
|
|
|
files-powerpins: ["*.pp.*"]
|
|
|
|
|
|
|
|
files-schematic-svg: ["*.schematic.svg"]
|
|
|
|
|
|
|
|
files-symbol-svg: ["*.symbol.svg"]
|
|
|
|
files-symbol-verilog: ["*.symbol.v"]
|
|
|
|
|
|
|
|
files-timing-json: ["*.lib.json"]
|
|
|
|
# files-timing-liberty: ["*.lib"]
|
|
|
|
|
|
|
|
files-testbench-verilog: ["*.tb.v"]
|
|
|
|
|
|
|
|
infrastructure: [".github", "travis", "kokoro"]
|
|
|
|
|
|
|
|
lib-sky130_ef_io: ["sky130_fd_ef_io"]
|
|
|
|
|
|
|
|
lib-sky130_fd_pr_base: ["sky130_fd_pr_base"]
|
|
|
|
lib-sky130_fd_pr_rf: ["sky130_fd_pr_rf"]
|
|
|
|
lib-sky130_fd_pr_rf2: ["sky130_fd_pr_rf2"]
|
|
|
|
|
|
|
|
lib-sky130_fd_sc_hd: ["sky130_fd_sc_hd"]
|
|
|
|
lib-sky130_fd_sc_hdll: ["sky130_fd_sc_hdll"]
|
|
|
|
lib-sky130_fd_sc_hs: ["sky130_fd_sc_hs"]
|
|
|
|
lib-sky130_fd_sc_hvl: ["sky130_fd_sc_hvl"]
|
|
|
|
lib-sky130_fd_sc_lp: ["sky130_fd_sc_lp"]
|
|
|
|
lib-sky130_fd_sc_ls: ["sky130_fd_sc_ls"]
|
|
|
|
lib-sky130_fd_sc_ms: ["sky130_fd_sc_ms"]
|
|
|
|
|
|
|
|
lib-sky130_fd_sp_flash: ["sky130_fd_sp_flash"]
|
|
|
|
lib-sky130_fd_sp_sram: ["sky130_fd_sp_sram"]
|
|
|
|
|
|
|
|
lib-sky130_osu_sc: ["sky130_osu_sc"]
|
|
|
|
|
|
|
|
# scripts-documentation
|
|
|
|
scripts-python: ["*.py"]
|
2020-07-09 13:24:03 -05:00
|
|
|
scripts-python-liberty: ["liberty.py", "corners.py"]
|
|
|
|
scripts-python-verilog:
|
|
|
|
- "skywater_pdk/verilog" # Script itself
|
|
|
|
- "*.blackbox.v" # Generated blackbox files
|
|
|
|
- "*.symbol.v" # Generated symbol files
|
|
|
|
- "*.tb.v" # Generated test bench
|
|
|
|
- "*_[0-9].v" # Generated strength driver wrappers
|
2020-07-02 13:23:56 -05:00
|
|
|
|
|
|
|
# tools-BAG
|
|
|
|
# tools-Cadence-Innovus
|
|
|
|
# tools-Cadence-Virtuoso
|
|
|
|
# tools-FASoC
|
|
|
|
# tools-Magic
|
|
|
|
# tools-Mentor-Calibre
|
|
|
|
# tools-OpenRAM
|
|
|
|
# tools-OpenROAD
|
|
|
|
|
|
|
|
# type-bug
|
|
|
|
# type-duplicate
|
|
|
|
# type-enhancement
|
|
|
|
# type-question
|
|
|
|
# type-todo
|