ba2a74e35d
* Bug: In CRL::BlifParser::Model CTOR, forgot to set the direction
on auto-generated power supply global nets. So they were put
in "linkage" in the VST files.
* New: In CRL::DefImport, add specific support for the Sky130/Caravel
harness "user_project_wrapper".Mainly:
- Do not fuse together "io_in" and "io_out" as a single net as
they should (according to the DEF). So we can connect separately
on each of them. We only allow one port for each net, as in VHDL.
|
||
|---|---|---|
| .. | ||
| LibraryManager | ||
| ccore | ||
| cyclop | ||
| fonts | ||
| pyCRL | ||
| x2y | ||
| CMakeLists.txt | ||