riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
coriolis/anabatic
History
Jean-Paul Chaput dc25159cd6 Bug fix, reset Cell flags after unrouting an analog design. 
* Bug: In Bora::SlicingNode::clearGlobalRouting(), as we are unrouting the
    cell, the flags set up by Katana must be reset. The Cell is no longer
    "Terminal" and it's nets are "Un-flattened".
 		2020-04-30 00:38:32 +02:00
..
cmake_modules Compliance with Debian 10 Buster. 2020-03-19 18:18:35 +01:00
doc Modularize the global to detail routing converter. 2017-12-17 00:13:19 +01:00
src Bug fix, reset Cell flags after unrouting an analog design. 2020-04-30 00:38:32 +02:00
CMakeLists.txt Groudwork for routing density driven placement. Compliance with clang 5.0.1. 2019-12-09 01:57:44 +01:00