riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
coriolis/crlcore/etc/symbolic
History
Jean-Paul Chaput 39cd831a57 Added message when loading the technology/configuration files. 
* New: In CRL/python/helpers.io, vprint() wrapper around print to display
    messages according to the verbose level.
      In etc/*, add messages in every configuration files so we may know
    under which we are running.
 		2019-11-15 14:40:59 +01:00
..
cmos Added message when loading the technology/configuration files. 2019-11-15 14:40:59 +01:00
cmos45 Added message when loading the technology/configuration files. 2019-11-15 14:40:59 +01:00
ispd05 ISPD05 loading speed issues. IO PAD support for LEF importation. 2019-04-22 12:16:16 +02:00
phenitec06 Added core2chip support for Phenitec80. 2019-09-17 17:05:54 +02:00
vsc200 Corrections in the Dijkstra global routing (ripup) mechanism. 2018-04-16 12:10:48 +02:00
__init__.py Migrating the initialisation system to be completely Python-like. 2019-10-28 18:09:14 +01:00