riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
coriolis/cumulus/src/plugins
History
Jean-Paul Chaput eed9cc6f91 Do not generate stacked VIAs twice in ClockTree plugin. 
* Bug: In Cumulus, in ClockTree plugin in GaugeConf._rpAccess() do not
    create the stack of access VIAs each time the function is called.
    Instead maintain a lookup table of the already generated ones.
      Was blocking the loading of pre-routed nets in Anabatic.
 		2016-07-22 00:08:04 +02:00
..
chip Do not generate stacked VIAs twice in ClockTree plugin. 2016-07-22 00:08:04 +02:00
clocktree Clocks in BLIF parser. In RSavePlugin, flags to select views to save. 2016-03-26 11:59:32 +01:00
ChipPlugin.py scmos_deep_018 switched to nsxlib. Minor bugs in plugins. 2016-03-10 17:05:36 +01:00
ClockTreePlugin.py Happy new year 2016! 2016-01-21 00:41:19 +01:00
RSavePlugin.py In Stratus, in dpgen_RAM get cell height from the library. 2016-04-13 18:49:50 +02:00
RSavePluginAll.py Happy new year 2016! 2016-01-21 00:41:19 +01:00
__init__.py Happy new year 2016! 2016-01-21 00:41:19 +01:00