riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
coriolis/oroshi/python
History
Jean-Paul Chaput 88235dc3a4 Added Resistor support. Completed Capacitor & Resistor support in Bora. 
* New: In Analog, added Analog::ResitorFamily & Analog::Resistor classes.
* New: In Analog, added inspector support for all Parameter classes.
* New: In Analog, new FloatParameter class (for resistor value).
* New: In CRL/etc/scn6m_deep_09/devices.py, added resistor device.
* New: In Oroshi, support for Resistors, stub for ResistorSnake generator.
* New: In Bora::DNodeSets, added support for Resistor devices.
* Change: In Bora::DSlicingNode, rename setNFing()/getNFing() into
    setBoxSetIndex()/getBoxSetIndex() for semantic coherency.
* New: In Karakaze/python/AnalogDesign.py, added support for Resistor.
    Change in addDevice(), the span which was only meaningful for
    transistor devices is replaced by a parameter argument.
      The parameter argument has to be consistent with the device type.
 		2019-11-12 02:21:03 +01:00
..
CMakeLists.txt Added Resistor support. Completed Capacitor & Resistor support in Bora. 2019-11-12 02:21:03 +01:00
CapacitorMatrix.py First stage in analog capacitor integration 2019-11-07 17:05:49 +01:00
CapacitorRouted.py First stage in analog capacitor integration 2019-11-07 17:05:49 +01:00
CapacitorUnit.py First stage in analog capacitor integration 2019-11-07 17:05:49 +01:00
CapacitorVRTracks.py First stage in analog capacitor integration 2019-11-07 17:05:49 +01:00
MultiCapacitor.py Added Resistor support. Completed Capacitor & Resistor support in Bora. 2019-11-12 02:21:03 +01:00
ParamsMatrix.py Added Resistor support. Completed Capacitor & Resistor support in Bora. 2019-11-12 02:21:03 +01:00
ResistorSnake.py Added Resistor support. Completed Capacitor & Resistor support in Bora. 2019-11-12 02:21:03 +01:00
Rules.py First stage in analog capacitor integration 2019-11-07 17:05:49 +01:00
Stack.py First stage in analog capacitor integration 2019-11-07 17:05:49 +01:00
WIP_CSP.py First stage in analog capacitor integration 2019-11-07 17:05:49 +01:00
WIP_DP.py First stage in analog capacitor integration 2019-11-07 17:05:49 +01:00
WIP_Transistor.py First stage in analog capacitor integration 2019-11-07 17:05:49 +01:00
__init__.py Anlog integration part I. Atomic devices support (transistors). 2018-10-01 16:52:17 +02:00