riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
coriolis/crlcore
History
Jean-Paul Chaput 678631d44f GdsDriver now export correctly I/O pin (for FlexLib). 
* In CRL::GdsStream::operator<<(Cell*), when encountering an *external*
    component, try to find a ".pin" layer associated (if not already
    in it). Then drive the BOUNDARY & TEXT in it. This way, Cadence/
    Calibre seems to be able to recognize them as Pin.
 		2020-12-27 13:49:05 +01:00
..
cmake_modules Compliance with Debian 10 Buster. 2020-03-19 18:18:35 +01:00
doc Documentation cleanup & rebuild. 2020-11-12 14:22:31 +01:00
etc In LibreSOCIO, allow to choose between complete/abstract layout. 2020-12-07 16:41:09 +01:00
python Fix I/O Pad ring 45 degree corners where off the foundry grid. 2020-12-09 00:05:52 +01:00
src GdsDriver now export correctly I/O pin (for FlexLib). 2020-12-27 13:49:05 +01:00
CMakeLists.txt Groudwork for routing density driven placement. Compliance with clang 5.0.1. 2019-12-09 01:57:44 +01:00