riscv
/
coriolis
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
coriolis/bora/src
History
Jean-Paul Chaput 7e7e7170ba Improve symmetry management for analog designs. 
* Bug: In Hurricane::NetRoutingState::getSymValue(), outrageously bad
    computation of the symmetric coordinate when the value was superior
    to the axis... (shame on me).
* Change: In Anabatic::Disjkstra::load(), for symmetrically paired nets,
    check that the axis of symmetry is *outside* the searchArea.
      Otherwise, the two mirrored areas overlaps and the two nets will
    unescapably be on top of each other. Issue a warning but still
    continue.
* Change: In Anabatic::Vertex::isRestricted(), allow perpandicular
    wire to go through struts or thin (less than one routing pitch)
    node. May have to recheck in the future and restrict to struts
    only.
* Bug: In Bora::HVSlicingNode::updateSymNetAxis(), rescursive call in
    child node was not systematically done (bad curly brace position).
      Also checks that symmetries are not empty before accessing the
    front element (one less core dump).
 		2020-04-10 12:15:23 +02:00
..
attic Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00
bora Improve symmetry management for analog designs. 2020-04-10 12:15:23 +02:00
BoraEngine.cpp Improve symmetry management for analog designs. 2020-04-10 12:15:23 +02:00
BoxSet.cpp Bug fixes in SlicingTree, bad refcount incrementation of BoxSet. 2019-11-22 18:29:09 +01:00
CMakeLists.txt Corrections to build under MacOS X. 2019-12-11 22:13:47 +01:00
ChannelRouting.cpp Implementation of a red-black tree and an interval tree. 2018-11-07 23:48:43 +01:00
DSlicingNode.cpp Added Resistor support. Completed Capacitor & Resistor support in Bora. 2019-11-12 02:21:03 +01:00
GraphicBoraEngine.cpp Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00
HSlicingNode.cpp Capacitor & resistor integration in the Slicing Tree. 2020-01-23 14:07:19 +01:00
HVSetState.cpp Groudwork for routing density driven placement. Compliance with clang 5.0.1. 2019-12-09 01:57:44 +01:00
HVSlicingNode.cpp Improve symmetry management for analog designs. 2020-04-10 12:15:23 +02:00
NodeSets.cpp Capacitor support, at last. 2020-03-15 17:56:09 +01:00
ParameterRange.cpp First stage in analog capacitor integration 2019-11-07 17:05:49 +01:00
Pareto.cpp Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00
PyBora.cpp New implementation for the Python hash and compare methods. 2019-11-14 23:56:01 +01:00
PyBoraEngine.cpp Groudwork for routing density driven placement. Compliance with clang 5.0.1. 2019-12-09 01:57:44 +01:00
PyDSlicingNode.cpp Clarify semantic of flatten Collections (walkthrough). 2020-03-10 12:10:53 +01:00
PyGraphicBoraEngine.cpp Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00
PyHSlicingNode.cpp Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00
PyMatrixParameterRange.cpp Groudwork for routing density driven placement. Compliance with clang 5.0.1. 2019-12-09 01:57:44 +01:00
PyParameterRange.cpp Clarify semantic of flatten Collections (walkthrough). 2020-03-10 12:10:53 +01:00
PyRHSlicingNode.cpp Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00
PyRVSlicingNode.cpp Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00
PySlicingNode.cpp Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00
PyStepParameterRange.cpp First stage in analog capacitor integration 2019-11-07 17:05:49 +01:00
PyVSlicingNode.cpp Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00
RHSlicingNode.cpp Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00
RHVSlicingNode.cpp Implementation of a red-black tree and an interval tree. 2018-11-07 23:48:43 +01:00
RVSlicingNode.cpp Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00
SlicingDataModel.cpp Correct computation of H/W ratio in Bora (Igor Zivanovic). 2020-04-08 15:09:20 +02:00
SlicingDataWidget.cpp Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00
SlicingNode.cpp Groudwork for routing density driven placement. Compliance with clang 5.0.1. 2019-12-09 01:57:44 +01:00
SlicingPlotWidget.cpp Capacitor support, at last. 2020-03-15 17:56:09 +01:00
SlicingWidget.cpp Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00
VSlicingNode.cpp Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00
cpps Analog integration part II. Analog place & route (slicing tree). 2018-10-18 18:10:01 +02:00