riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
coriolis/crlcore/python/helpers
History
Jean-Paul Chaput 0217ca1f26 Force VST driver to clear all Vhdl properties after running. 
* Change: In CRL::vstDriver(), remove all Vhdl properties after running.
    The properties are not updated if the cell (Entity) change, so the
    next time it is called, an incomplete or incoherent state was saved
    (for example, incomplete "port map"). Removing all properties is
    less efficient but works.
* Cleanup: In CRL/helpers/overlay, remove forgotten debug message.
 		2020-10-23 22:26:50 +02:00
..
__init__.py Port & integration of core2chip into alpha/block. 2020-10-07 15:07:16 +02:00
analogtechno.py Port & integration of core2chip into alpha/block. 2020-10-07 15:07:16 +02:00
io.py Port & integration of core2chip into alpha/block. 2020-10-07 15:07:16 +02:00
overlay.py Force VST driver to clear all Vhdl properties after running. 2020-10-23 22:26:50 +02:00
utils.py Added property managment in @classdecorator. Unused :-( ... 2020-10-14 15:06:42 +02:00