riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
coriolis/crlcore/etc
History
Jean-Paul Chaput d670de4125 Added support for 3 metal layers symbolic Phenitec 0.6um. 
* New: In CRL/etc/symbolic/phenitec06, configuration for symbolic
    layout targeted for Phenitec 0.6um (do not contains any NDA
    covered informations). Could be used for any 3 metal layers
    techno.
* Bug: In Cumulus/plugins/chip/Configuaration.py, _setStackposition()
    disable stack error when there is no slave component on the stack
    (happens when the stack consists only of one contact).
 		2019-08-12 15:41:17 +02:00
..
45 First step in supporting ISPD18 detailed routing benchmarks. 2019-03-29 11:07:55 +01:00
180/scn6m_deep_09 Anlog integration part I. Atomic devices support (transistors). 2018-10-01 16:52:17 +02:00
common Upgrade of Katana detailed router to support Arlet 6502. 2019-07-28 23:20:00 +02:00
symbolic Added support for 3 metal layers symbolic Phenitec 0.6um. 2019-08-12 15:41:17 +02:00
CMakeLists.txt Reorganisation of technology configuration files. 2017-11-17 11:10:32 +01:00
techno.conf Reorganisation of technology configuration files. 2017-11-17 11:10:32 +01:00