riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
coriolis/crlcore/etc/symbolic
History
Jean-Paul Chaput 973cc0f3c3 In LibreSOCIO, allow to choose between complete/abstract layout. 
* New: In cumulus/plugins.core2chip.libresocio.CoreToChip, use new
    configuration variable "chip.useAbstractpads" to select between the
    abstract version (GPIO, VDD, ...) and the full version (IOPadInOut,
    IOPadVdd, ...) layout.
 		2020-12-07 16:41:09 +01:00
..
cmos In LibreSOCIO, allow to choose between complete/abstract layout. 2020-12-07 16:41:09 +01:00
cmos45 DRC correct on Arlet6505 / TSMC C180. 2020-11-23 23:07:15 +01:00
ispd05 ISPD05 loading speed issues. IO PAD support for LEF importation. 2019-04-22 12:16:16 +02:00
vsc200 Corrections in the Dijkstra global routing (ripup) mechanism. 2018-04-16 12:10:48 +02:00
__init__.py Migrating the initialisation system to be completely Python-like. 2019-10-28 18:09:14 +01:00