# Coriolis User's Guide

# Contents

Credits & License
Release Notes         2
Release 1.0.1475
Release 1.0.1963
Release 1.0.2049
Release v2.0.1
Release v2.1
Release v2.2
Installation
Fixed Directory Tree
Building Coriolis    6
Building the Devel Branch
Additionnal Requirement under MACOS         7
Packaging Coriolis
Hooking up into Alliance
Setting up the Environment (coriolisEnv.py)
Coriolis Configuration & Initialisation
General Software Architecture.    8
First Stage: Technology Selection    9
Second Stage: Technology Configuration Loading
Configuration Helpers
ALLIANCE Helper
Tools Configuration Helpers
Hacking the Configuration Files
CGT - The Graphical Interface
Viewer & Tools
STRATUS Netlist Capture
The HURRICANE Data-Base
Synthetizing and loading a design
Etesian Placer
Knik Global Router
Kite Detailed Router
Executing Python Scripts in Cgt
Printing & Snapshots
Memento of Shortcuts in Graphic Mode
Cgt Command Line Options
Miscellaneous Settings
The Controller
The Look Tab         25           The Filter Tab         25
The Filter Tab
The Layers&Go Tab
The Netlist Tab
The Selection Tab

The Inspector Tab	
The Settings Tab	
Python Interface for Hurricane/ Coriolis	. 32
Plugins	· 33
Chip Placement	· 33
Clock Tree	· 35
Recursive-Save (RSave)	
A Simple Example: AM2901	· 37

## **Credits & License**

HURRICANE	Rémy Escassut & Christian Masson
Etesian	Gabriel GOUVINE
Stratus	Sophie BELLOEIL
Κνικ	
Kite, Unicorn	Jean-Paul Снарит

The HURRICANE data-base is copyright© BULL 2000-2018 and is released under the terms of the LGPL license. All other tools are copyright© UPMC 2008-2018 and released under the GPL license.

Others important contributors to CORIOLIS are Christophe ALEXANDRE, Hugo CLEMENT, Marek SROKA and Wu YIFEI.

The KNIK router makes use of the FLUTE software, which is copyright<sup>©</sup> Chris C. N. CHU from the lowa State University (http://home.eng.iastate.edu/~cnchu/).

### **Release Notes**

## Release 1.0.1475

This is the first preliminary release of the CORIOLIS 2 framework.

This release mainly ships the global router KNIK and the detailed router KITE. Together they aim to replace the ALLIANCE NERO router. Unlike NERO, KITE is based on an innovating routing modeling and ad-hoc algorithm. Although it is released under GPL license, the source code will be avalaible later.

Contents of this release:

- 1. A graphical user interface (viewer only).
- 2. The KNIK global router.
- 3. The KITE detailed router.

Supported input/output formats:

- ALLIANCE **vst** (netlist) & **ap** (physical) formats.
- Even if there are some references to the CADENCE LEFDEF format, its support is not included because it depends on a library only available to SI2 affiliated members.

## Release 1.0.1963

Release 1963 is alpha. All the tools from CORIOLIS 1 have been ported into this release. Contents of this release:

- 1. The STRATUS netlist capture language (GENLIB replacement).
- 2. The MAUKA placer (still contains bugs).
- 3. A graphical user interface (viewer only).
- 4. The KNIK global router.
- 5. The KITE detailed router.
- 6. Partially implemented python support for configuration files (alternative to XML).
- 7. A documentation (imcomplete/obsoleted in HURRICANE's case).

## Release 1.0.2049

Release *2049* is Alpha. Changes of this release:

- 1. The HURRICANE documentation is now accurate. Documentation for the Cell viewer and CRLCORE has been added.
- 2. More extensive Python support for all the components of CORIOLIS.
- 3. Configuration is now completly migrated under Python. XML loaders can still be useds for compatibility.
- 4. The **cgt** main has been rewritten in Python.

## Release v2.0.1

- 1. Migrated the repository from **svn** to **git**, and release complete sources. As a consequence, we drop the distribution packaging support and give public read-only access to the repository.
- 2. Deep rewrite of the KATABATIC database and KITE detailed router, achieve a speedup factor greater than 20...

## Release v2.1

- 1. Replace the old simulated annealing placer MAUKA by the analytical placer ETESIAN and its legalization and detailed placement tools.
- 2. Added a Blif format parser to process circuits generated by the Yosys and ABC logic synthetizers.
- 3. The multiples user defined configuration files are now grouped under a common hidden (dot) directory .coriolis2 and the file extension is back from .conf to .py.

# Release v2.2

1. Added JSON import/export of the whole Hurricane DataBase. Two save mode are supported: *Cell* mode (standalone) or *Blob* mode, which dump the whole design down and including the standard cells.

# Installation

~

#### Note

As the sources are being released, the binary packaging is dropped. You still may find older version here: http://asim.lip6.fr/pub/coriolis/2.0.

In a nutshell, building source consist in pulling the **git** repository then running the **ccb** installer.

Main building prerequisites:

- cmake
- C++11-capable compiler
- RapidJSON
- python2.7
- boost
- libxml2
- bzip2
- yacc & lex
- Qt 4 or Qt 5

Building documentation prerequisites:

- doxygen
- latex
- latex2html
- python-docutils (for reStructuredText)

**Optional libraries:** 

• LEF/DEF (from SI2)

For other distributions, refer to their own packaging system.

# **Fixed Directory Tree**

In order to simplificate the work of the **ccb** installer, the source, build and installation tree is fixed. To successfully compile CORIOLIS you must follow it exactly. The tree is relative to the home directory of the user building it (noted  $\sim$ / or \$HOME/). Only the source directory needs to be manually created by the user, all others will be automatically created either by **ccb** or the build system.

Sources			
Sources root	~/coriolis-2.x/src		
under git	~/coriolis-2.x/src/coriolis		
Architecture Dependa	nt Build		
Linux, SL 7, 64b	~/coriolis-2.x/Linux.el7_64/Release.Shared/build/ <tool></tool>		
Linux, SL 6, 32b	~/coriolis-2.x/Linux.slsoc6x/Release.Shared/build/ <tool></tool>		
Linux, SL 6, 64b	~/coriolis-2.x/Linux.slsoc6x_64/Release.Shared/build/ <tool></tool>		
Linux, Fedora, 64b	~/coriolis-2.x/Linux.fc_64/Release.Shared/build/ <tool></tool>		
Linux, Fedora, 32b	~/coriolis-2.x/Linux.fc/Release.Shared/build/ <tool></tool>		
FreeBSD 8, 32b	~/coriolis-2.x/FreeBSD.8x.i386/Release.Shared/build/ <tool></tool>		
FreeBSD 8, 64b	~/coriolis-2.x/FreeBSD.8x.amd64/Release.Shared/build/ <tool></tool>		
Windows 7, 32b	~/coriolis-2.x/Cygwin.W7/Release.Shared/build/ <tool></tool>		
Windows 7, 64b	~/coriolis-2.x/Cygwin.W7_64/Release.Shared/build/ <tool></tool>		
Windows 8.x, 32b	~/coriolis-2.x/Cygwin.W8/Release.Shared/build/ <tool></tool>		
Windows 8.x, 64b	~/coriolis-2.x/Cygwin.W8_64/Release.Shared/build/ <tool></tool>		
Architecture Dependa	nt Install		
Linux, SL 6, 32b	~/coriolis-2.x/Linux.slsoc6x/Release.Shared/install/		
FHS Compliant Struct	ure under Install		
Binaries	/install/bin		
Libraries (Python)	/install/lib		
Include by tool	/install/include/coriolis2/ <project>/<tool></tool></project>		
Configuration files	/install/etc/coriolis2/		
Doc, by tool	/install/share/doc/coriolis2/en/html/ <tool></tool>		

## Note

Alternate build types: the Release.Shared means an optimized build with shared libraries. But there are also available Static instead of Shared and Debug instead of Release and any combination of them.

Static do not work because I don't know yet to mix statically linked binaries and Python modules (which must be dynamic).

## **Building Coriolis**

First step is to install the prerequisites. Currently, only RapidJSON. As RapidJSON is evolving fast, if you encounter compatibility problems, the exact version we compiled against is given below.

```
dummy@lepka:~> mkdir -p ~/coriolis-2.x/src/support
dummy@lepka:~> cd ~/coriolis-2.x/src/support
dummy@lepka:~> git clone http://github.com/miloyip/rapidjson
dummy@lepka:~> git checkout ec322005072076ef53984462fb4a1075c27c7dfd
```

The second step is to create the source directory and pull the **git** repository:

```
dummy@lepka:~> mkdir -p ~/coriolis-2.x/src
dummy@lepka:~> cd ~/coriolis-2.x/src
dummy@lepka:~> git clone https://www-soc.lip6.fr/git/coriolis.git
```

Third and final step, build & install:

We need to separate to perform a separate installation of the documentation because it do not support to be generated with a parallel build. So we compile & install in a first stage in -j4 (or whatever) then we generate the documentation in -j1

Under RHEL6 or clones, you must build using the **devtoolset2**:

If you want to uses Qt 5 instead of Qt 4, you may add the --qt5 argument. The complete list of **ccb** functionalities can be accessed with the --help argument. It also may be run in graphical mode (--gui).

#### **Building the Devel Branch**

In the CORIOLIS git repository, two branches are present:

- The **master** branch, which contains the latest stable version. This is the one used by default if you follow the above instructions.
- The **devel** branch, which obviously contains the latest commits from the development team. To use it instead of the **master** one, do the following command just after the first step:

Be aware that it may requires newer versions of the dependencies and may introduce incompatibilities with the stable version.

In the (unlikely) event of a crash of **cgt**, as it is a PYTHON script, the right command to run **gdb** on it is:

```
dummy@lepka:work> gdb python core.XXXX
```

#### Additionnal Requirement under MACOS

CORIOLIS make uses of the **boost** : : **python** module, but the MACPORTS **boost** seems unable to work with the PYTHON bundled with MACOS. So you have to install both of them from MACPORTS:

```
dummy@macos:~> port install boost +python27
dummy@macos:~> port select python python27
dummy@macos:-> export DYLD_FRAMEWORK_PATH=/opt/local/Library/Frameworks
```

The last two lines tell MACOS to use the PYTHON from MACPORTS and *not* from the system. Then proceed with the generic install instructions.

## **Packaging Coriolis**

Packager should not uses ccb, instead bootstrap/Makefile.package is provided to emulate a top-level autotool makefile. Just copy it in the root of the CORIOLIS git repository (~/corriolis-2.x/src/coriolis/) and build.

Sligthly outaded packaging configuration files can also be found under bootstrap/:

- bootstrap/coriolis2.spec.in for **rpm** based distributions.
- bootstrap/debian for DEBIAN based distributions.

## Hooking up into ALLIANCE

CORIOLIS relies on ALLIANCE for the cell libraries. So after installing or packaging, you must configure it so that it can found those libraries.

The easiest way is to setup the ALLIANCE environment (i.e. sourcing .../etc/profile.d/alc\_env.{sh, csh} before setting up CORIOLIS environment (see the next section). To understand how CORIOLIS find/setup ALLIANCE you may have look to the Alliance Helper.

## Setting up the Environment (coriolisEnv.py)

To simplify the tedious task of configuring your environment, a helper is provided in the bootstrap source directory (also installed in the directory .../install/etc/coriolis2/):

~/coriolis-2.x/src/coriolis/bootstrap/coriolisEnv.py

Use it like this:

```
dummy@lepka:~> eval `~/coriolis-2.x/src/coriolis/bootstrap/coriolisEnv.py`
```

#### Note



**Do not call that script in your environement initialisation.** When used under RHEL6 or clones, it needs to be run in the **devtoolset2** environement. The script then launch a new shell, which may cause an infinite loop if it's called again in, say **~/.bashrc**. Instead you may want to create an alias:

alias c2r='eval "`~/coriolis-2.x/src/coriolis/bootstrap/coriolisEnv.py`"'

# **Coriolis Configuration & Initialisation**

## **General Software Architecture**


CORIOLIS has been build with respect of the classical paradigm that the computational instensive parts have been written in C++, and almost everything else in PYTHON. To build the PYTHON interface we used two methods:

- For self-contained modules **boost**::python (mainly in **vlsisapd**).
- For all modules based on HURRICANE, we created our own wrappers due to very specific requirements such as shared functions between modules or C++/PYTHON secure bidirectional object deletion.

## Note

Ì

**Python Documentation:** Most of the documentation is related to the C++ API and implemetation of the tools. However, the PYTHON bindings have been created so they mimic *as closely as possible* the C++ interface, so the documentation applies to both languages with only minor syntactic changes.



All configuration & initialization files are Python scripts, despite their .conf extention. From a syntactic point of view, there is no difference between the system-wide configuration files and the user's configuration, they use the same Python helpers.

Configuration is done in two stages:

- 1. Selecting the technology.
- 2. Loading the complete configuration for the given technology and the user's settings.

## First Stage: Technology Selection

The initialization process is done by executing, in order, the following file(s):

Order	Meaning	File
1	The system setting	/etc/coriolis2/techno.conf
2	The user's global setting	<pre>\${HOME}/.coriolis2/techno.py</pre>
3	The user's local setting	<cwd>/.coriolis2/techno.py</cwd>

Thoses files must provides only one variable, the name of the technology. Each technology will provide configuration for both the symbolic part and the real part. CORIOLIS can work with purely symbolic technology (symbolic/cmos) in that case, the real technology part is a dummy one.

For example, to use MOSIS 180nm:

```
# -*- Mode:Python -*-
technology = '180/scn6m_deep_09'
```

## Second Stage: Technology Configuration Loading

The technology variable is set by the first stage and it's the name of the technology. A directory of that name, with all the configuration files, must exists in the configuration directory (/etc/coriolis2). In addition to the technology-specific directories, a common/ directory is there to provides a trunk for all the identical datas across the various technologies. The initialization process is done by executing, in order, the following file(s):

Order	Meaning	File
1	The system initialization	<pre>/etc/coriolis2/<technology>/<tool>.conf</tool></technology></pre>
2	The user's global initialization	<pre>\${HOME}/.coriolis2/settings.py</pre>
3	The user's local initialization	<cwd>/.coriolis2/settings.py</cwd>

#### Note

The loading policy is not hard-coded. It is implemented at Python level in /etc/coriolis2/coriolisInit.py, and thus may be easily amended to whatever site policy. The truly mandatory requirement is the existence of **coriolisInit**.py which must con-



tain a **coriolisConfigure** () function with no argument. The **coriolisInit**.**py** script execution is triggered by the *import* of the CRL module:

```
import sys
import os.path
import Cfg
import Hurricane
import CRL
                # Triggers execution of "coriolisInit.py".
import Viewer
```

## **Configuration Helpers**

To ease the writing of configuration files, a set of small helpers is available. They allow to setup the configuration parameters through simple assembly of tuples. The helpers are installed under the directory:

```
<install>/etc/coriolis2/
```

Where **<install>**/ is the root of the installation.

#### **ALLIANCE Helper**

The configuration file must provide an **allianceConfig** tuple as shown below. Like all the CORIOLIS configuration file, it is to be executed through PYTHON, so we can use it to perform a not so dumb search of the ALLIANCE installation directory. Our default policy is to try to read the ALLIANCE\_TOP environment variable, and if not found, default to /soc/alliance.

```
import os
from helpers.Alliance import AddMode
from helpers.Alliance import Gauge
allianceTop = None
if os.environ.has_key('ALLIANCE_TOP'):
  allianceTop = os.environ['ALLIANCE TOP']
  if not os.path.isdir(allianceTop):
     allianceTop = None
if not allianceTop: allianceTop = '/soc/alliance'
cellsTop = allianceTop+'/cells/'
allianceConfig = \setminus
                                    , 'CATAL')
     ( ( 'CATALOG'
     , ('WORKING_LIBRARY' , '.')
, ('SYSTEM_LIBRARY' , ( (cellsTop+'sxlib' , AddMode.Append)
                                        , (cellsTop+'dp_sxlib', AddMode.Append)
                                        , (cellsTop+'ramlib' , AddMode.Append)
, (cellsTop+'romlib' , AddMode.Append)
                                       , (cellsTop: romrib , AddMode.Append)
, (cellsTop+'rflib' , AddMode.Append)
, (cellsTop+'rf2lib' , AddMode.Append)
, (cellsTop+'pallib' , AddMode.Append)
, (cellsTop+'pallib' , AddMode.Append) ) )
     , ( 'IN_LO'
                                     , 'vst')
     , ( 'IN_PH'
                                     , 'ap')
                                     , 'vst')
     , ( 'OUT_LO'
       ( 'OUT PH'
                                     , 'ap')
                                     , 'vdd')
       ( 'POWER'
                                   , 'vss')
       ( 'GROUND'
                                 , '.*ck.*|.*nck.*')
, '^blockage[Nn]et*')
,
       ( 'CLOCK'
     , ( 'BLOCKAGE'
     , ( 'PAD'
                                     , '.*_px$')
```

The example above shows the system configuration file, with all the available settings. Some important remarks about thoses settings:

- In it's configuration file, the user do not need to redefine all the settings, just the one he wants to change. In most of the cases, the SYSTEM\_LIBRARY, the WORKING\_LIBRARY and the special net names (at this point there is not much alternatives for the others settings).
- SYSTEM\_LIBRARY setting: Setting up the library search path. Each library entry in the tuple will be added to the search path according to the second parameter:
  - AddMode:: Append: append to the search path.
  - AddMode: : Prepend: insert in head of the search path.

)

• AddMode::Replace: look for a library of the same name and replace it, whithout changing the search path order. If no library of that name already exists, it is appended.

A library is identified by it's name, this name is the last component of the path name. For instance: /soc/alliance/sxlib will be named sxlib. Implementing the ALLIANCE specification, when looking for a *Cell* name, the system will browse sequentially trought the library list and returns the first *Cell* whose name match.

- For POWER, GROUND, CLOCK and BLOCKAGE net names, a regular expression (GNU regexp) is expected.
- A typical user's configuration file would be:

```
import os
homeDir = os.getenv('HOME')
allianceConfig = \
   ( ('WORKING_LIBRARY' , homeDir+'/worklib')
   , ('SYSTEM_LIBRARY' , ( (homeDir+'/mylib', Environment.Append) ) )
   , ('POWER' , 'vdd.*')
   , ('GROUND' , 'vss.*')
```

#### **Tools Configuration Helpers**

All the tools uses the same helper to load their configuration (a.k.a. *Configuration Helper*). Currently the following configuration system-wide configuration files are defined:

- misc.conf: commons settings or not belonging specifically to a tool.
- **etesian.conf**: for the ETESIAN tool.
- **kite.conf**: for the KITE tool.
- **stratus1.conf**: for the STRATUS1 tool.

Here is the contents of **etesian.conf**:

```
# Etesian parameters.
parametersTable = \setminus
    ( ('etesian.aspectRatio' , TypePercentage, 100 , { 'min':10, 'max':1000
, ('etesian.spaceMargin' , TypePercentage, 5 )
, ('etesian.uniformDensity' , TypeBool , False )
    , ('etesian.routingDriven' , TypeBool , False )
      , ("etesian.effort"
                    , ("High"
                                , 3)
                     , ("Extreme" , 4) ) }
      )
    , ("etesian.graphics"
                              , TypeEnumerate , 2
      , { 'values':( ("Show every step" , 1)
                    , ("Show lower bound" , 2)
                    , ("Show result only" , 3) ) }
      )
    )
```

```
layoutTable = \
  ( (TypeTab , 'Etesian', 'etesian')
  , (TypeTitle , 'Placement area')
  , (TypeOption, "etesian.aspectRatio" , "Aspect Ratio, X/Y (%)", 0 )
  , (TypeOption, "etesian.spaceMargin" , "Space Margin" , 1 )
  , (TypeRule ,)
  , (TypeTitle , 'Etesian - Placer')
  , (TypeOption, "etesian.uniformDensity", "Uniform density" , 0 )
  , (TypeOption, "etesian.routingDriven" , "Routing driven" , 0 )
  , (TypeOption, "etesian.effort" , "Placement effort" , 1 )
  , (TypeRule ,)
  )
```

Taxonomy of the file:

- It must contains, at least, the two tables:
  - parametersTable, defines & initialise the configuration variables.
  - layoutTables, defines how the various parameters will be displayed in the configuration window (The Settings Tab).
- The parametersTable, is a tuple (list) of tuples. Each entry in the list describe a configuration parameter. In it's simplest form, it's a quadruplet (TypeOption, 'paramId', ParameterType, DefaultValue) with:
  - 1. TypeOption, tells that this tuple describe a parameter.
  - paramId, the identifier of the parameter. Identifiers are defined by the tools. The list of parameters is detailed in each tool section.
  - 3. ParameterType, the kind of parameter. Could be:
    - TypeBool, boolean.
    - TypeInt, signed integer.
    - TypeEnumerate, enumerated type, needs extra entry.
    - TypePercentage, percentage, expressed between o and 100.
    - TypeDouble, float.
    - TypeString, character string.
  - 4. DefaultValue, the default value for that parameter.

## Hacking the Configuration Files

Asides from the symbols that gets used by the configuration helpers like **allianceConfig** or **parametersTable**, you can put pretty much anything in **<CWD>/.coriolis2/settings.py** (that is, written in PYTHON).

For example:

```
# -*- Mode:Python -*-
defaultStyle = 'Alliance.Classic [black]'
# Regular Coriolis configuration.
parametersTable = \setminus
                               , TypeBool , False )
    ( ('misc.catchCore'
                                                           , False )
     , ('misc.info'
                                        , TypeBool
     , ('misc.paranoid' , TypeBool
                                                            , False )
                                        , TypeBool
                                                           , False )
     , ('misc.bug'
    , ('misc.bug' , TypeBool , False )
, ('misc.logMode' , TypeBool , True )
, ('misc.verboseLevel1' , TypeBool , False )
, ('misc.werboseLevel2' , TypeBool , True )
, ('misc.minTraceLevel' , TypeInt , 0 )
, ('misc.maxTraceLevel' , TypeInt , 0 )
     )
# Some ordinary Python script...
import os
print ' O Cleaning up ClockTree previous run.'
for fileName in os.listdir('.'):
  if fileName.endswith('.ap') or (fileName.find('_clocked.') >= 0):
    print '
                         - <%s>' % fileName
    os.unlink(fileName)
```


See Python Interface to Coriolis for more details those capabilities.

# **CGT** - The Graphical Interface

The CORIOLIS graphical interface is split up into two windows.

- The Viewer, with the following features:
  - Basic load/save capabilities.
  - Display the current working cell. Could be empty if the design is not yet placed.
  - Execute Stratus Scripts.
  - Menu to run the tools (placement, routage).

Features are detailed in Viewer & Tools.



- The Controller, which allows:
  - Tweak what is displayer by the Viewer. Through the Look, Filter and Layers&Gos tabs.
  - Browse the *netlist* with eponym tab.
  - Show the list of selected objects (if any) with selection
  - Walk through the Database, the Cell or the Selection with *Inspector*. This is an advanced feature, reserved for experimented users.

- Controller Look Filter Layers&Gos Netlist Selection Inspector Settings 6) 89 Viewer Active Layers MIM6 Extensions ✓ fallback ✓ topmim6 ~ nWell ~ ✓ rubber ~ pWell ~ ✓ botmim6 phantom nImplant ~ padopen ~ 1 boundaries pImplant alucap ~ ✓ marker active ~ Blockages grid 🗸 🗹 poly ~ ✓ blockage1 ✓ blockage2 spot Routing Layers ~ ✓ metall ~ blockage3 ✓ ghost 1 ✓ ✓ metal2 ✓ blockage4 ✓ text.ruler ~ 🗸 🗹 metal3 blockage5 ✓ text.cell ✓ metal4 text.instance  $\sim$ ~ blockage6 metal5 Knik & Kite text.component text.reference 1 metal6 ~ SPL1 ✓ undef Cuts (VIA holes) ~ AutoLayer ✓ cut0 ~ ✓ gmetalh ~ 1 ✓ cut1 ~ gmetalv ✓ cut2 ~ ~ ✓ gcut 🗸 🗹 cut3 ✓ cut4 ~ ~ ✓ cut5
- The tab *Settings* which give access to all the settings. They are closely related to Configuration & Initialisation.

# Viewer & Tools

## **STRATUS Netlist Capture**

STRATUS is the replacement for GENLIB procedural netlist capture language. It is designed as a set of PYTHON classes, and comes with it's own documentation (Stratus Documentation)

## The HURRICANE Data-Base

The ALLIANCE flow is based on the MBK data-base, which has one data-structure for each view. That is, **Lofig** for the *logical* view and **Phfig** for the *physical* view. The place and route tools were responsible for maintaining (or not) the coherency between views. Reflecting this weak coupling between views, each one was stored in a separate file with a specific format. The *logical* view is stored in a **vst** file in VHDL format and the *physical* in an **ap** file in an ad-hoc format.

The CORIOLIS flow is based on the HURRICANE data-base, which has a unified structure for *log-ical* and *physical* view. That data structure is the *Cell* object. The *Cell* can have any state between pure netlist and completly placed and routed design. Although the memory representation of the views has deeply changed we still use the ALLIANCE files format, but they now really represent views of the same object. The point is that one must be very careful about view coherency when going to and from CORIOLIS.

As for the second release, CORIOLIS can be used only for three purposes :

• Placing a design, in which case the netlist view must be present.

- **Routing a design**, in that case the *netlist* view and the *layout* view must be present and *layout* view must contain a placement. Both views must have the same name. When saving the routed design, it is advised to change the design name otherwise the original unrouted placement in the *layout* view will be overwritten.
- **Viewing a design**, the *netlist* view must be present, if a *layout* view is present it still must have the same name but it can be in any state.

## Synthetizing and loading a design

CORIOLIS supports several file formats. It can load all file format from the ALLIANCE toolchain (.ap for layout, behavioural and structural vhdl .vbe and .vst), BLIF netlist format as well as benchmark formats from the ISPD contests.

It can be compiled with LEF/DEF support, although it requires acceptance of the SI2 license and may not be compiled in your version of the software.

**Synthesis under Yosys** You can create a BLIF file from the YOSYS synthetizer, which can be imported under Coriolis. Most libraries are specified as a .lib liberty file and a .lef LEF file. YOSYS opens most .lib files with minor modifications, but LEF support in Coriolis relies on SI2. If Coriolis hasn't been compiled against it, the library is given in ALLIANCE .ap format. Some free libraries already provide both .ap and .lib files.

Once you have installed a common library under Yosys and Coriolis, just synthetize your design with Yosys and import it (as Blif without the extension) under Coriolis to perform place&route.

**Synthesis under Alliance** Alliance is an older toolchain but has been extensively used for years. Coriolis can import and write Alliance designs and libraries directly.

## **Etesian -- Placer**

The ETESIAN placer is a state of the art (as of 2015) analytical placer. It is within 5% of other placers' solutions, but is normally a bit worse than ePlace. This CORIOLIS tool is actually an encapsulation of COLOQUINTE which *is* the placer.

	_	2		ь.
Ľ	ø		7	2
L	Ξ	1	Z	1
L	Ξ	Z	2	1
Ŀ	-	-	-	а.

#### Note


*Instance Uniquification Unsupported:* a same logical instance cannot have two different placements. So, either you manually make a clone of it or you supply a placement for it. We need to implement uniquification in the HURRICANE database.

## **Hierarchical Placement**

The placement area is defined by the top cell abutment box.

When placing a complete hierarchy, the abutment boxes of the cells (models) other than the top cell are sets identical to the one of the top cell and their instances are all placed at position (0, 0, ID). That is, all the abutments boxes, whatever the hierarchical level, defines the same area (they are exactly superposed).

We choose this scheme because the placer will see all the instances as virtually flattened, so they can be placed anywhere inside the top-cell abutment box.



## Computing the Placement Area

The placement area is computed using the etesian.aspectRatio and etesian.spaceMargin parameters only if the top-cell has an empty abutment box. If the top-cell abutment box has to be set, then it is propagated to all the instances models recursively.

## **Reseting the Placement**

Once a placement has been done, the placer cannot reset it (will be implemented later). To perform a new placement, you must restart **cgt**. In addition, if you have saved the placement on disk, you must erase any **.ap** file, which are automatically reloaded along with the netlist (**.vst**).

#### Limitations

Etesian supports standard cells and fixed macros. As for the Coriolis 2.1 version, it doesn't support movable macros, and you must place every macro beforehand. Timing and routability analysis are not included either, and the returned placement may be unroutable.

Parameter Identifier	Туре	Default		
Etesian Parameters				
etesian.aspectRatio	TypePercentage	100		
elesian.aspectratio	0	Define the height on width $H/W$ aspect ratio, can be comprised between 10 and 1000		
etesian.spaceMargin	TypePercentage	5		
etestan.spacemaryin	The extra white space added to the total area of the standard cells			
	TypeBool	False		
etesian.uniformDensity	Whether the cells will be spread envenly across the area or allowed to form denser clusters			
etesian.effort	TypeInt	2		
etesian.erioit	Sets the balance between the speed of the place and the solution quality			
etesian.routingDriven	ТуреВооІ	False		
etestan.routingDriven	Whether the tool will try routing iterations a whitespace allocation to improve routability; to implemented			
etesian.graphics	TypeInt	2		

## **Etesian Configuration Parameters**

Parameter Identifier	Туре	Default		
		How often the display will be refreshed More re- freshing slows the placer.		
	• 1 shows both u	• 1 shows both upper and lower bounds		
	• 2 only shows lower bound results			
	• 3 only shows th	• 3 only shows the final results		

#### Knik -- Global Router

The quality of KNIK global routing solutions are equivalent to those of FGR 1.0. For an in-depth description of KNIK algorithms, you may download the thesis of D. DUPUIS avalaible from here~: Knik Thesis.

The global router is (not yet) deterministic. To circumvent this limitation, a global routing *solution* can be saved to disk and reloaded for later uses.

A global routing is saved into a file with the same name as the design and a **kgr** extention. It is in **Box Router** output format.

Menus:

## \* P&R $\rightarrow$ Step by Step $\rightarrow$ Save Global Routing

#### \* P&R $\rightarrow$ Step by Step $\rightarrow$ Load Global Routing

## Kite -- Detailed Router

KITE no longer suffers from the limitations of NERO. It can route big designs as its runtime and memory footprint is almost linear (with respect to the number of gates). It has successfully routed design of more than *150K* gates.

However, this first release comes with the temporary the following restrictions:

- Works only with SxLIB standard cell gauge.
- Works always with 4 routing metal layers (*M*<sup>2</sup> through *M*<sub>5</sub>).
- Do not allow (take into account) pre-routed wires on signals other than POWER or GROUND.

## Note

**Slow Layer Assignment.** Most of the time, the layer assignment stage is fast (less than a dozen seconds), but in some instances it can take more than a dozen *minutes*. This is a known bug and will be corrected in later releases.

After each run, KITE displays a set of *completion ratios* which must all be equal to *100%* if the detailed routing has been successfull. In the event of a failure, on a saturated design, you may decrease the *edge saturation ratio* (argument *--edge*) to balance more evenly the design saturation. That is, the maximum saturation decrease at the price of a wider saturated area and increased wirelength. This is the saturation of the *global* router KNIK, and you may increase/decrease by steps of 5%, which represent one track. The maximum capacity of the SXLIB gauge is 10 tracks in two layers, that makes 20 tracks by KNIK edge.

Routing a design is done in four ordered steps:

- 1. Detailed pre-route **P&R** → **Step by Step** → **Detailed PreRoute**
- 2. Global routing  $P\&R \rightarrow Step by Step \rightarrow Global Route$
- 3. Detailed routing  $P\&R \rightarrow Step by Step \rightarrow Detailed Route$
- 4. Finalize routing  $P\&R \rightarrow Step by Step \rightarrow Finalize Route$

It is possible to supply to the router a complete wiring for some nets that the user's wants to be routed according to a specific topology. The supplied topology must respect the building rules of the KATABATIC database (contacts must be, terminals, turns, h-tee & v-tee only). During the first step Detailed Pre-Route the router will solve overlaps between the segments, without making any dogleg. If no pre-routed topologies are present, this step may be ommited. Any net routed at this step is then fixed and become unmovable for the later stages.

After the detailed routing step the KITE data-structure is still active (the Hurricane wiring is decorated). The finalize step performs the removal of the KITE data-structure, and it is not advisable to save the design before that step.

You may visualize the density (saturation) of either KNIK (on edges) or KITE (on GCells) until the routing is finalized. Special layers appears to that effect in the The Layers&Go Tab.

**Kite Configuration Parameters** As KNIK is only called through KITE, it's parameters also have the **kite**. prefix.

The KATABATIC parameters control the layer assignment step.

All the defaults value given below are from the default ALLIANCE technology (**cmos** and **SxLib** cell gauge/routing gauge).

Parameter Identifier	Туре	Default
Katabatic Parameters		
katabatia topPoutingIawar	TypeString	METAL5
katabatic.topRoutingLayer	Define the highest metal layer that will be used fo routing (inclusive).	
katabatic.globalLengthThresho	1 dīypelnt	1450
	This parameter is used by a layer assignment method which is no longer used (did not give good results)	
katabatic.saturateRatio	TypePercentage	80
Katabatit.SaturateKatio	If $M(x)$ density is above this ratio, move up feedthru global segments up from depth x to $x+2$	
katabatia saturateDr	TypeInt	8
katabatic.saturateRp	If a GCell contains more terminals ( <b>RoutingPad</b> ) than that number, force a move up of the connecting segments to those in excess	
Knik Parameters		
kite.hTracksReservedLocal	TypeInt	3
	To take account the tracks needed <i>inside</i> a GCel build the <i>local</i> routing, decrease the capacity of edges of the global router. Horizontal and vert locally reserved capacity can be distinguished more accuracy.	
	TypeInt	3
kite.vTracksReservedLocal	<b>cf.</b> kite.hTracksRe	servedLocal
Kite Parameters		
hite constatinit	TypeInt	4000002
kite.eventsLimit	The maximum number of segment displacements, this is a last ditch safety against infinite loop. It's perhaps a little too low for big designs	
kito ripupCost	TypeInt	3
kite.ripupCost	Differential introduced between two ripup cost to avoid a loop between two ripped up segments	
kito etropDipuplimit	TypeInt	16
kite.strapRipupLimit	Maximum number of	ripup for <i>strap</i> segments
kita lagalDipuptimit	TypeInt	9
kite.localRipupLimit	Maximum number of	ripup for <i>local</i> segments
kita alabalDipurtimit	TypeInt	5
kite.globalRipupLimit	Maximum number o	f ripup for <i>global</i> segments, ched, triggers topologic mod-
kite lengelebelDisustinit	TypeInt	5
kite.longGlobalRipupLimit	· · · · · · · · · · · · · · · · · · ·	

Parameter Identifier	Туре	Default
		f ripup for <i>long global</i> seg- t is reached, triggers topologi-

#### **Executing Python Scripts in Cgt**

Python/Stratus scripts can be executed either in text or graphical mode.



## Note

**How Cgt Locates Python Scripts: cgt** uses the Python import mechanism to load Python scripts. So you must give the name of your script whitout .py extention and it must be reachable through the PYTHONPATH. You may uses the dotted module notation.

A Python/Stratus script must contains a function called ScriptMain() with one optional argument, the graphical editor into which it may be running (will be set to None in text mode). The Python interface to the editor (type: **CellViewer**) is limited to basic capabilities only.

Any script given on the command line will be run immediatly *after* the initializations and *before* any other argument is processed.

For more explanation on Python scripts see Python Interface to Coriolis.

#### **Printing & Snapshots**

Printing or saving into a PDF is fairly simple, just uses the **File -> Print** menu or the CTRL+P shortcut to open the dialog box.

The print functionality uses exactly the same rendering mechanism as for the screen, beeing almost *WYSIWYG*. Thus, to obtain the best results it is advisable to select the Coriolis.Printer look (in the *Controller*), which uses a white background and much suited for high resolutions 32x32 pixels patterns

There is also two mode of printing selectable through the *Controller* **Settings -> Misc -> Printer/Snapshot Mode**:

Mode	DPI (approx.)	Intended Usage			
Cell Mode	150	For single Cell printing or very small designs. Patterns will be bigger and more readable.			
Design Mode	300	For designs (mostly commposed of wires and cells out- lines).			



### Note

*The pdf file size* Be aware that the generated PDF files are indeed only pixmaps. So they can grew very large if you select paper format above A2 or similar.

Saving into an image is subject to the same remarks as for PDF.

#### Memento of Shortcuts in Graphic Mode

The main application binary is **cgt**.

Category	Keys	Action
Moves	Up, Down Left, Right	Shift the view in the according direction

Category	Keys	Action						
Fit	f	Fit to the Cell abutment box						
Refresh	CTRL+L	Triggers a complete display redraw apperture is the minimum side of the area displayed						
Goto	a	<i>apperture</i> is the minimum side of the area displayed around the point to go to. It's an alternative way of setting the zoom level						
Zoom	z, m	Respectively zoom by a 2 factor and <i>unzoom</i> by a 2 factor						
	Area Zoom	You can perform a zoom to an area. Define the zoom area by <i>holding down the left mouse button</i> while moving the mouse.						
Selection	Area Selection	You can select displayed objects under an area. Define the selection area by <i>holding down the right mouse button</i> while moving the mouse.						
	Toggle Selection	You can toggle the selection of one object under the mouse position by pressing CTRL and pressing down <i>the right mouse button</i> . A popup list of what's under the position shows up into which you can toggle the selection state of one item.						
	S	Toggle the selection visibility						
Controller	CTRL+I	Show/hide the controller window. It's the Swiss Army Knife of the viewer. From it, you ca fine-control the display and inspect almost everything i your design.						
Rulers	k, ESC	One stroke on k enters the ruler mode, in which you can draw one ruler. You can exit the ruler mode by pressing $ESC$ . Once in ruler mode, the first click on the <i>left mouse button</i> sets the ruler's starting point and the second click the ruler's end point. The second click exits automatically the ruler mode.						
	K	Clears all the drawn rulers						
Print	CTRL+P	Currently rather crude. It's a direct copy of what's dis- played in pixels. So the resulting picture will be a little blurred due to anti-aliasing mechanism.						
Open/Close	CTRL+0	Opens a new design. The design name must be given without path or extention.						
	CTRL+W	Close the current viewer window, but do not quit th application.						
	CTRL+Q	<i>CTRL</i> + <i>Q</i> quit the application (closing all windows).						
Hierarchy	CTRL+Down	Go one hierarchy level down. That is, if there is an <i>in-stance</i> under the cursor position, load it's <i>model</i> Cell in place of the current one.						

Category	Keys	Action				
	CTRL+Up	Go one hierarchy level up. if we have entered the current model through CTRL+Down reload the previous model (the one in which this model is instanciated).				

## Cgt Command Line Options

Appart from the obvious --text options, all can be used for text and graphical mode.

Arguments	Meaning				
-t text	Instruct <b>cgt</b> to run in text mode.				
-L log-mode	Disable the uses of ANSI escape sequence on the tty. Useful when the output is redirected to a file.				
-c <cell>  cell=<cell></cell></cell>	The name of the design to load, without leading path or extention.				
-g load-global	Reload a global routing solution from disk. The file con- taining the solution must be named <i><cell>.kgr</cell></i> .				
save-global	Save the global routing solution, into a file named <i><de-< i=""> <i>sign&gt;.kgr</i>.</de-<></i>				
-e <ratio> edge=<ratio></ratio></ratio>	Change the edge capacity for the global router, be- tween o and 1 (КNIK).				
-G global-route	Run the global router (КNIK).				
-R detailed-route	Run the detailed router (KITE).				
-s save-design= <routed></routed>	The design into which the routed layout will be saved. It is strongly recommanded to choose a different name from the source (unrouted) design.				
events-limit= <count></count>	The maximal number of events after which the router will stops. This is mainly a failsafe against looping. The limit is sets to 4 millions of iteration which should suffice to any design of <i>100K</i> . gates. For bigger designs you may wants to increase this limit.				
stratus-script= <module></module>	Run the Python/Stratus script module. See Python Scripts in Cgt.				

Some Examples :

• Run both global and detailed router, then save the routed design :

> cgt -v -t -G -R --cell=design --save-design=design\_kite

- Load a previous global solution, run the detailed router, then save the routed design :
  - > cgt -v -t --load-global -R --cell=design --save-design=design\_kite
- Run the global router, then save the global routing solution :

> cgt -v -t -G --save-global --cell=design

## **Miscellaneous Settings**

Parameter Identifier	Туре	Default		
Verbosity/Log Parameters				
misc.info	ТуреВооІ	False		
MISC.1110	Enable display of a stream)	info level message (cinfo		
misc.bug	TypeBool	False		
mise.bug	Enable display of stream), messages ca	<i>bug</i> level message ( <b>cbug</b> an be a little scarry		
misc.logMode	ТуреВооІ	False		
MISC. LOGMODE	If enabled, assume that the output device is not a tty and suppress any escaped sequences			
misc.verboseLevel1	TypeBool	True		
MISC.VEIDOSELEVEII	First level of verbosity, disable level 2			
misc.verboseLevel2	TypeBool	False		
MISC.VELDOSELEVEIZ	Second level of verbosity			
Development/Debug Parameters				
misc.minTraceLevel	TypeInt	0		
misc.maxTraceLevel	TypeInt	0		
misc.maxiracelevei	Display trace information <i>between</i> those two levels ( <b>cdebug</b> stream)			
misc.catchCore	ТуреВооІ	False		
misc.catchcore	By default, <b>cgt</b> do not dump core. To generate one set this flag to <b>True</b>			

## **The Controller**

The *Controller* window is composed of seven tabs:

- 1. The Look Tab to select the display style.
- 2. The Filter Tab the hierarchical levels to be displayed, the look of rubbers and the dimension units.
- 3. The Layers&Go Tab to selectively hide/display layers.
- 4. The Netlist Tab to browse through the *netlist*. Works in association with the *Selection* tab.
- 5. The Selection Tab allow to view all the currently selected elements.
- 6. The Inspector Tab browse through either the DataBase, the Cell or the current selection.
- 7. The Settings Tab access all the tool's configuration settings.

## The Look Tab

You can select how the layout will be displayed. There is a special one Printer.Coriolis specifically designed for Printing & Snapshots. You should select it prior to calling the print or snapshot dialog boxes.

				Control	ler		~ ^		
Look	Filter	Layers&Gos	Netlist	Selection	Inspector	Settings			
Display Styles									
Alliance.Coriolis [black]     Alliance Coriolis Look - black background									
0	Alliar	nce.Coriolis [w	vhite]		Alliance	Coriolis Loc	ok - white background		
0	Alliar	nce.Classic [bl	lack]		Alliance	Classic Loo	k - black background		
۰	Alliar	nce.Classic [w	hite]		Alliance	Classic Loo	k - white background		
0	Ispd	Global Route			ISPD Glo	bal Route L	ook - black background		
0	Layou	ut Design			Useful fo	r debuggin	g layout - black background		
0	Layou	ut Design Whi	te		Useful fo	r debuggin	g layout - white background		
0	Print	er.Coriolis			Coriolis I	ook for Pri	nters		

#### **The Filter Tab**

The filter tab let you select what hierarchical levels of your design will be displayed. Hierarchy level are numbered top-down: the level o correspond to the top-level cell, the level one to the instances of the top-level Cell and so on.

There are also check boxes to enable/disable the processing of Terminal Cell, Master Cells and Compnents. The processing of Terminal Cell (hierarchy leaf cells) is disabled by default when you load a hierarchical design and enabled when you load a single Cell.

You can choose what kind of form to give to the rubbers and the type of unit used to display coordinates.

#### Note



*What are Rubbers:* HURRICANE uses *Rubbers* to materialize physical gaps in net topology. That is, if some wires are missing to connect two or more parts of net, a *rubber* will be drawn between them to signal the gap.

For example, after the detailed routing no *rubbers* should remains. They have been made *very* visibles as big violet lines...

				Control	Ier						
Look	Filter	Layers&Gos	Netlist	Selection	Inspector	Settings					
Hiera	Hierarchy Settings										
Hi	erarchy	Start Level			0			¢			
Hi	erarchy	Stop Level			99			÷			
~											
		ss Terminal Ce									
~	Proce	ss Component	s								
Rubt											
	Centri	c		Barycent	ric	0	Steiner				
-	ut Mod Symbo	e olic (lambda)	🗌 Real (	foundry grid	d) 🗌 nano	meter	<ul> <li>micrometer</li> </ul>				

#### The Layers&Go Tab

Control the individual display of all *layers* and *Gos*.

- *Layers* correspond to a true physical layer. From a HURRICANE point of view they are all the *BasicLayers* (could be matched to GDSII).
- *Gos* stands from *Graphical Objects*, they are drawings that have no physical existence but are added by the various tools to display extra information. One good exemple is the density map of the detailed router, to easily locate congested areas.

For each layer/Go there are two check boxes:

- The normal one triggers the display.
- The red-outlined allows objects of that layer to be selectable or not.

< ~ ×
sions

#### **The Netlist Tab**

The *Netlist* tab shows the list of nets... By default the tab is not *synched* with the displayed Cell. To see the nets you must check the **Sync Netlist** checkbox. You can narrow the set of displayed nets by using the filter pattern (supports regular expressions).

An very useful feature is to enable the **Sync Selection**, which will automatically select all the components of the selected net(s). You can select multiple nets. In the figure the net auxsc35 is selected and is highlited in the *Viewer*.

Net     Sync NetList     Sync Selection            • Sync NetList         • Sync Selection		Control	ler			~ ^
Sync Ketlist         Sync Selection           Net         •         Plugs           a(1)         1         (2)         (3)	ook Filter Lavers&Gos			Settings		~ ~
Net         Plugs           (1)         2           (2)         2           (3)         1           euxreg1         2           euxreg3         3           euxreg4         4           euxreg1         2           euxreg3         3           euxreg4         4           euxreg1         2           euxreg4         4           euxreg1         2           euxreg3         3           euxreg4         4           euxreg4         4           euxreg4         4           euxreg4         4           euxreg4         4           euxreg4         3           euxreg4         4           euxreg4					ection	
e(0) 2 e(1) 1 1 (2) 1 e(3) 1 e(3) 1 except exce	· 39	it hettist	l	- Sync Sec	ee cron	
e(2)       1         e(2)       1         e(3)       1         euxreg1       2         euxreg3       3         euxreg4       4         euxsc1       2         euxsc1       3         euxsc2       4         euxsc3       2         euxsc4       2 <tr< td=""><td>Net</td><td>-</td><td></td><td>Plugs</td><td></td><td>- i i</td></tr<>	Net	-		Plugs		- i i
e (2) 1 e (3) 1 e (3) 1 e wreg2 2 2 e wreg2 3 e wreg4 4 e wreg4 4 e wreg4 4 e wreg5 3 e wreg4 4 e wreg5 3 e wreg4 4 e wreg5 3 e						_
a (3) 1 auxreg1 2 auxreg3 3 auxreg4 4 auxreg4 4 auxreg4 4 auxreg4 4 auxreg4 4 auxreg4 4 auxreg5 3 auxreg4 4 auxreg5 3 auxreg5 3 auxreg5 3 auxreg5 3 auxreg5 3 auxreg5 3 auxreg5 2 auxreg5 2 aureg5 2 aureg5 2 aureg5 2 aureg5 2 aureg5 2 aureg5						
auxreg1       2         auxreg2       2         auxreg4       4         auxsc1       8         auxsc1       3         auxsc1       3         auxsc1       3         auxsc20       4         auxsc21       4         auxsc22       4         auxsc23       3         auxsc24       3         auxsc35       2         auxsc36       2         auxsc37       2         auxsc38       2         auxsc40       2         auxsc41       4         auxsc42       3         auxsc43       2         auxsc44       3         auxsc44       4         auxsc40       4         auxsc41       4         auxsc41       4         auxsc41       4         auxsc41						
auxreg3       3         auxsc1       8         auxsc1       2         auxsc16       3         auxsc20       4         auxsc21       4         auxsc22       4         auxsc23       3         auxsc24       3         auxsc37       2         auxsc38       2         auxsc4       3         auxsc4       4         auxsc4       4         auxsc4       4         auxsc4       4         auxsc4       4         auxsc4       4         auxsc4       4     <						
wxrep4       4         wxsc1       8         wxsc1       2         wxsc16       3         wxsc21       4         wxsc22       4         wxsc23       3         wxsc25       3         wxsc25       3         wxsc26       2         wxsc27       2         wxsc28       3         wxsc27       2         wxsc28       2         wxsc28       2         wxsc4       2         wxsc4 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>						
auxscl       8         auxscl       2         auxscl       3         auxscl       4         auxscl       4         auxscl       4         auxscl       4         auxscl       3         auxscl       4         auxscl       4         auxscl       4         auxscl       3         auxscl       2         auxscl       3         auxscl       4         auxscl       2         auxscl       3         auxscl       3         auxscl       3         auxscl       4						_
wxscl1       2         wxscl6       3         wxsc20       4         wxsc21       4         wxsc25       3         wxsc36       2         wxsc37       2         wxsc4						
wxsc18     3       wxsc20     4       wxsc22     4       wxsc23     3       wxsc36     2       wxsc37     2       wxsc43     2       wxsc44     2       wxsc44     2       wxsc44     2       wxsc43     2       wxsc44     2						
NXSC20       4         NXSC21       4         NXSC22       4         NXSC35       3         NXSC36       2         NXSC37       2         NXSC38       2         NXSC36       2         NXSC37       2         NXSC38       2         NXSC44       2         NXSC45       2         NXSC46       2         NXSC47       3         NXSC48       4         NXSC49       4         NXSC44       4         NXSC44       4         NXSC44       4         NXSC44       4						
wuxsc21       4         wuxsc22       4         wuxsc35       3         wuxsc36       2         wuxsc37       2         wuxsc38       2         wuxsc44       2         wuxsc43       2         wuxsc44       2         wuxsc43       2         wuxsc43       2         wuxsc44       2         wuxsc45       2         wuxsc44       2         wuxsc43       2         wuxsc44       2         wuxsc44       2         wuxsc45       2         wuxsc44       2         wuxsc45       2         wuxsc44       2         wuxsc44       2         wuxsc45       2         wuxsc44       2         wuxsc45       2         wuxsc4       2         wuxsc4       2         wuxsc4       3         wuxsc4						
auxsc22     4       auxsc23     3       auxsc35     3       auxsc36     2       auxsc40     2       auxsc41     4       auxsc43     2       auxsc44     2       auxsc45     3       auxsc45     3       auxsc44     3       auxsc45     4       auxsc45     4       auxsc45     4       auxsc45     4       auxsc46     4       auxsc47     4       auxsc48     4       auxsc49     4       auxsc49     4 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
BUXSC35       3         BUXSC36       2         BUXSC37       2         BUXSC38       2         BUXSC40       2         BUXSC43       2         BUXSC44       2         BUXSC45       2         BUXSC47       2         BUXSC48       2         BUXSC49       2         BUXSC44       2         BUXSC44       2         BUXSC44       2         BUXSC45       2         BUXSC47       2         BUXSC47 </td <td>auxsc22</td> <td>4</td> <td></td> <td></td> <td></td> <td></td>	auxsc22	4				
wxsc36       2         wxsc37       2         wxsc39       5         wxsc40       2         wxsc41       4         wxsc43       2         wxsc44       2         wxsc45       2         wxsc46       2         wxsc47       2         wxsc48       2         wxsc49       2         wxsc49       2         wxsc49       2         wxsc49       2						
auxsc37       2         auxsc38       2         auxsc40       2         auxsc41       4         auxsc43       2         auxsc44       2         reset       2						
auxsc39 5 auxsc40 2 auxsc43 2 auxsc44 2 auxsc44 2 auxsc4						
auxsc40       2         auxsc41       4         auxsc43       2         auxsc44       2         auxsc41       2         auxsc43       2         auxsc44       2         auxsc44 </td <td>auxsc38</td> <td></td> <td></td> <td></td> <td></td> <td></td>	auxsc38					
auxsc41     4       auxsc43     2       auxsc44     2 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
auxsc43 2 auxsc44 2 Terr pattern:						
Filter pattern:						
Filter pattern:						
		2				

X: 231.51 Y: 79.51

#### **The Selection Tab**

The *Selection* tab list all the components currently selecteds. They can be filtered thanks to the filter pattern.

Used in conjunction with the *Netlist* **Sync Selection** you will all see all the components part of *net*.

In this list, you can toggle individually the selection of component by pressing the t key. When unselected in this way a component is not removed from the the selection list but instead displayed in red italic. To see where a component is you may make it blink by repeatedly press the t key...

				Control	ler			~ ^ X
Look	Filter	Layers&Gos	Netlist	Selection	Inspector	Settings		
		-		1				
	Currente	tive Selection			Show Sele	etie e		Clear
	Cumula	tive Selection		V	Show Sele	ction		Clear
		Path	*			Entit	у	
				<routingpac< td=""><td>d auxsc35 [2</td><td>15l 0l] &lt;0</td><td>ccurrence <ce< td=""><td>ell addaccu&gt;…</td></ce<></td></routingpac<>	d auxsc35 [2	15l 0l] <0	ccurrence <ce< td=""><td>ell addaccu&gt;…</td></ce<>	ell addaccu>…
				<contact a<="" td=""><td>uxsc35 gmeta</td><td>lh [175l 2</td><td>5l] 5lx5l&gt;</td><td></td></contact>	uxsc35 gmeta	lh [175l 2	5l] 5lx5l>	
				<vertical a<="" td=""><td>auxsc35 META</td><td>L3 [210l 1</td><td>51] [2101 601</td><td>] 2l&gt;</td></vertical>	auxsc35 META	L3 [210l 1	51] [2101 601	] 2l>
				<contact a<="" td=""><td>IXSC35 VIA23</td><td>[2101 151</td><td>] 11x11&gt;</td><td></td></contact>	IXSC35 VIA23	[2101 151	] 11x11>	
				<horizontal< td=""><td>auxsc35 ME</td><td>TAL2 [2101</td><td>601] [2101 6</td><td>50l] 2l&gt;</td></horizontal<>	auxsc35 ME	TAL2 [2101	601] [2101 6	50l] 2l>
				2	:35 sum_3.i1			
				<routingpac< td=""><td>d auxsc35 [1</td><td>.601 01] &lt;0</td><td>ccurrence <ce< td=""><td>ell addaccu&gt;…</td></ce<></td></routingpac<>	d auxsc35 [1	.601 01] <0	ccurrence <ce< td=""><td>ell addaccu&gt;…</td></ce<>	ell addaccu>…
					IXSC35 VIA23	•	-	
					Contact auxsc35 VIA12 [2151 151] 11x11>			
				<contact 1lx1l="" 60l]="" [210l="" auxsc35="" via12=""></contact>				
				<horizontal 151]="" 2l="" [210l="" [215l="" auxsc35="" metal2=""></horizontal>				
				-	:35 auxsc5θ.			
				-	•	-		ell addaccu>…
					-	•	751] 2.51x51	
							151] [2101 ]	151] 21>
				<contact 151]="" 1lx1l="" [160l="" auxsc35="" via12=""></contact>				
				-	:35 auxsc35.			
					-	act [212.5	l 251] 2.51x5	il>
				<net auxsc3<="" td=""><td>35&gt;</td><td></td><td></td><td></td></net>	35>			
Filte	er patter	n:						

## **The Inspector Tab**

This tab is very useful, but mostly for CORIOLIS developpers. It allows to browse through the live DataBase. The *Inspector* provide three entry points:

- **DataBase**: Starts from the whole HURRICANE DataBase.
- Cell: Inspect the currently loaded Cell.
- Selection: Inspect the object currently highlited in the Selection tab.

Once an entry point has been activated, you may recursively expore all it's fields using the right/left arrows.




#### Note

*Do not put your fingers in the socket:* when inspecting anything, do not modify the DataBase. If any object under inspection is deleted, you will crash the application...



Note

Implementation Detail: the inspector support is done with Slot, Record and getString().



	Controller v ^ ×								
Loc	nk	Filter	Layers&Gos	Netlist	Selection	Inspector	Settings		
LUC		ritter	Layersados	Neuisc	Selection	mopector	Settings		
					<cell a<="" th=""><th>addaccu: 👻</th><th></th><th></th></cell>	addaccu: 👻			
	0: <	TopLe	velSlot>					•	
		0bj ed	t Attribut	e *			Value	2	
	_pro	pertyS	et		std::set <e< th=""><th>lement&gt;:3</th><th></th><th></th></e<>	lement>:3			
	Libr				<library th="" wo<=""><th>orking&gt;</th><th></th><th></th></library>	orking>			
	Name				addaccu				
		ances			<intrusive< th=""><th></th><th></th><th></th></intrusive<>				
	Quad				<quadtree< th=""><th></th><th></th><th></th></quadtree<>				
		eInsta	nces			eSet empty>			
	Nets				<intrusive< th=""><th></th><th></th><th></th></intrusive<>				
	Pins				<intrusive< th=""><th>-</th><th></th><th></th></intrusive<>	-			
	Slic				<intrusive< th=""><th></th><th></th><th></th></intrusive<>				
	Mark					eSet empty>			
		eEntit mentBo				:multimap <el 2251 400l&gt;</el 	ement>:0		
		dingBo				-11 225.51	4011>		
		rminal			False	-11 225.51	40112		
		attenL			False				
	131 0	accare	car		10050				
F	ilter	patter	n:						
					Control	ler		~ ^ X	
Lo	ok	Filter	Layers&Gos	Netlist	Selection	Inspector	Settings		
					<disal< th=""><th>bled&gt;</th><th></th><th></th></disal<>	bled>			
					<database></database>				
					<cell addaccu=""></cell>				
					<selection></selection>				
	0: <	<tople< th=""><th>velSlot&gt;</th><th></th><th colspan="4">-</th></tople<>	velSlot>		-				
		0bie	ct Attribut	e •	Value				
		opertys			std::set <element>:1</element>				
	_	chnolog			<technology alliance=""></technology>				
		otLibra			<library rootlibrary=""></library>				
	-	:preci			2				
		recol			1				

Filter pattern:

## **The Settings Tab**

Here comes the description of the Settings tab.

					Co	ntrol	ler			~ ^ X
Look	Filte	r La	yers&G	os Netl	ist Sele	ction	Inspector	Settings		
Mi	sc. N	lauka	Kite	Stratus1						
M	liscell	aneou	IS							
	Verbose 🗸				Catch Core Dumps			nps		
		Very	Verbos	e 🗌		Trace Level 1000			vel 1000	
	Show Info 🗸									
		Dutpu	t is a TT	Y						
P	rint/Sı	napsh	ot Para	meters						
		Р	aper Siz	e A4	•		Printer/Sr	napshot Mo	ode Cell Mode	•
						4	Apply			

## Python Interface for HURRICANE / CORIOLIS

The (almost) complete interface of HURRICANE is exported as a PYTHON module and some part of the other components of CORIOLIS (each one in a separate module). The interface has been made to mirror as closely as possible the C++ one, so the C++ doxygen documentation could be used to write code with either languages.

## Summary of the C++ Documentation

A script could be run directly in text mode from the command line or through the graphical interface (see Python Scripts in Cgt).

Asides for this requirement, the python script can contain anything valid in PYTHON, so don't hesitate to use any package or extention.

Small example of Python/Stratus script:

```
from Hurricane import *
from Stratus import *
def doSomething ():
    # ...
    return

def ScriptMain ( **kw ):
    editor = None
    if kw.has_key('editor') and kw['editor']:
        editor = kw['editor']
```

```
stratus.setEditor( editor )
doSomething()
return

if __name__ == "__main__" :
    kw                = {}
    success              = ScriptMain( **kw )
    shellSuccess = 0
    if not success: shellSuccess = 1
    sys.exit( shellSuccess )
                         ScriptMain ()
```

This typical script can be executed in two ways:

1. Run directly as a PYTHON script, thanks to the

if \_\_name\_\_ == "\_\_main\_\_" :

part (this is standart PYTHON). It is a simple adapter that will calls **ScriptMain()**.

Through cgt, either in text or graphical mode. In that case, the ScriptMain() is directly called trough a sub-interpreter. The arguments of the script are passed through the \*\*kw dictionnary.


**kw Dictionnary				
Parameter Key/Name	Contents type			
'cell'	A Hurricane cell on which to work. Depending on the context, it may be None. For example, when run from <b>cgt</b> , it the cell currently loaded in the viewer, if any.			
'editor'	The viewer from which the script is run, when lauched through <b>cgt</b> .			

# Plugins

Plugins are PYTHON scripts specially crafted to integrate with **cgt**. Their entry point is a **ScriptMain()** method as described in Python Interface to Coriolis. They can be called by user scripts through this method.

#### **Chip Placement**

Automatically perform the placement of a complete chip. This plugin, as well as the other P&R tools expect a specific top-level hierarchy for the design. The top-level hierarchy must contains the instances of all the I/O pads and **exactly one** instance of the chip's core model.



The designer must provide a configuration file that define the rules for the placement of the top-level hierarchy (that is, the pads and the core). This file must be named after the chip's name, by appending \_chip.py (obviously, it is a PYTHON file). For instance if the chip netlist file is called amd2901\_crl.vst, then the configuration file must be named amd2901\_crl\_chip.vst. Example of chip placement configuration file (for AM2901):

```
chip = \setminus
                                : ['p_a3' , 'p_a2' , 'p_a1'
   { 'pads.south'
                                                                                               , 'p_r0'
                                   , 'p_vddick0', 'p_vssick0', 'p_a0'
                                                                                                   'p_i6'
                                , 'p_i8' , 'p_i7' , 'p_r3'
: ['p_zero' , 'p_i0' , 'p_i1'
                                                                                               ]
                                                                                             , 'p_i2'
     'pads.east'
                                  , 'p_vddeck0', 'p_vsseck0', 'p_q3'
                                                                                               , 'p_b0'
                                   , 'p_b1' , 'p_b2' , 'p_b3'
[ 'p_noe' , 'p_y3' , 'p_y2'
                                                                           ۲_µ_۶′ ]
۲ , ′p_y2′
                                : [ 'p_noe'
                                                                                               , 'p_y1'
   , 'pads.north'
                               . [ p_noe , 'p_y3' , 'p_y4' , 'p_y1'
, 'p_y0' , 'p_vddeck1', 'p_vsseck1', 'p_np'
, 'p_ovr' , 'p_cout' , 'p_ng' ]
: [ 'p_cin' , 'p_i4' , 'p_i5' , 'p_i3'
, 'p_ck' , 'p_d0' , 'p_d1' , 'p_d2'
, 'p_d3' , 'p_q0' , 'p_f3' ]
     'pads.west'
     'core.size' : ( 1500, 1500 )
'chip.size' : ( 3000, 3000 )
      'chip.clockTree' : True
```

The file must contain *one dictionnary* named chip.

Chip Dictionnary				
Parameter Key/Name	Value/Contents type			
'pad.south'	Ordered list (left to right) of pad instances names to put on the south side of the chip			
'pad.east'	Ordered list (down to up) of pad instances names to put on the east side of the chip			
'pad.north'	Ordered list (left to right) of pad instances names to put on the north side of the chip			
'pad.west'	Ordered list (down to up) of pad instances names to put on the west side of the chip			
'core.size'	The size of the core (to be used by the placer)			
'chip.size'	The size of the whole chip. The sides must be great enough to accomodate all the pads			

Chip Dictionnary				
Parameter Key/Name	Value/Contents type			
'chip.clockTree'	Whether to generate a clock tree or not. This calls the Clock- Tree plugin			

Configuration parameters, defaults are defined in etc/coriolis2/<STECHNO>/plugins.conf.

Parameter Identifier	Туре	Default				
Chip Plugin Parameters						
chip.block.rails.count	TypeInt	5				
chip.biock.falls.count	The minimum number of rails around the core block. Must be odd and suppérior to 5. One rail for the clock and at least two pairs of power/grounds					
	TypeInt	12				
chip.block.rails.hWidth	The horizontal with of the rails					
	TypeInt	12				
chip.block.rails.vWidth	The vertical with of the rails					
	TypeInt	6				
chip.block.rails.hSpacing	The spacing, <i>edge to edge</i> of two adjacent horizontal rails					
chin block rails wenaging	TypeInt	6				
chip.block.rails.vSpacing	The spacing, <i>edge to edge</i> of two adjacent vertical rails					
chin nod nok	TypeString	pck_px				
chip.pad.pck	The model name of the pad connected to the chip external clock					
chip.pad.pvddeck	TypeString	pvddeck_px				
chip.pad.pvddeck	The model name of the pad connected to the vdde (external power) and suppling it to the core					
abin nod proceed	TypeString	pvsseck_px				
chip.pad.pvsseck	The model name of the pad connected to the $vsse$ (external ground) and suppling it to the core					
chip pod puddick	TypeString	pvddick_px				
chip.pad.pvddick	The model name of the pad connected to the vddi (internal power) and suppling it to the core					
chip pod pyccick	TypeString	pvssick_px				
chip.pad.pvssick	The model name of the pad connected to the vssi (internal ground) and suppling it to the core					



# Note

If no clock tree is generated, then the clock rail is *not* created. So even if the requested number of rails chip.block.rails.count is, say 5, only four rails (2\* power, 2\* ground) will be generateds.

## Clock Tree

Insert a clock tree into a block. The clock tree uses the H strategy. The clock net is splitted into sub-nets, one for each branch of the tree.

• On **chips** design, the sub-nets are createds in the model of the core block (then transhierarchically flattened to be shown at chip level).

- On **blocks**, the sub nets are created directly in the top block.
- The sub-nets are named according to a simple geometrical scheme. A common prefix <code>ck\_htree</code>, then one postfix by level telling on which quarter of plane the sub-clock is located:
  - 1. \_b1: bottom left plane quarter.
  - 2. \_br: bottom right plane quarter.
  - 3. \_tl: top left plane quarter.
  - 4. \_tr: top right plane quarter.

We can have ck\_htree\_bl, ck\_htree\_bl\_bl, ch\_htree\_bl\_tl and so on.

The clock tree plugin works in four steps:

- 1. Build the clock tree: creates the top-block abutment box, compute the levels of H tree neededs and place the clock buffers.
- 2. Once the clock buffers are placed, calls the placer (ETESIAN) to place the ordinary standart cells, whithout disturbing clock H-tree buffers.
- 3. At this point we know the exact positions of all the DFFs, so we can connect them to the nearest H-tree leaf clock signal.
- 4. Leaf clock signals that are not connecteds to any DFFs are removed.

Netlist reorganisation:

- Obviously the top block or chip core model netlist is modificated to contains all the clock sub-nets. The interface is *not* changed.
- If the top block contains instances of other models *and* those models contains DFFs that get re-connecteds to the clock sub-nets (from the top level). Change both the model netlist and interface to propagate the relevant clock sub-nets to the instanciated model. The new model with the added clock signal is renamed with a \_clocked suffix. For example, the sub-block model ram.vst will become ram\_clocked.vst.



#### Note

If you are to re-run the clock tree plugin on a netlist, be careful to erase any previously generated \_clocked file (both netlist and layout: rm \*.clocked.{ap,vst}). And restart cgt to clear it's memory cache.

Configuration parameters, defaults are defined in etc/coriolis2/<STECHNO>/plugins.conf.

Parameter Identifier	Туре	Default			
ClockTree Plugin Parameters					
clockTree.minimumSide	TypeInt	300			
	The minimum size below which the clock tree will stop to perform quadri-partitions				
clockTree.buffer	TypeString	buf_x2			
CIOCKITEE.Duiter	The buffer model to use to drive sub-nets				
clockTree.placerEngine	TypeString	Etesian			
	The placer to use. Other value is Mauka the simu- lated annealing placer which will go into retirement very soon				

## **Recursive-Save (RSave)**

Perform a recursive top down save of all the models from the top cell loaded in **cgt**. Force a write of any non-terminal model. This plugin is used by the clock tree plugin after the netlist clock sub-nets creation.

# A Simple Example: AM2901

To illustrate the capabilities of CORIOLIS tools and PYTHON scripting, a small example, derived from the ALLIANCE **AM2901** is supplied.

This example contains only the synthetized netlists and the **doChip.py** script which perform the whole P&R of the design.

You can generate the chip using one of the following method:

1. Command line mode: directly run the script:

```
dummy@lepka:AM2901> ./doChip -V --cell=amd2901
```

2. Graphic mode: launch cgt, load chip netlist amd2901 (the top cell) then run the PYTHON script doChip.py.



Note

Between two consecutive run, be sure to erase the netlist/layout generateds: dummy@lepka:AM2901> rm \*clocked\*.vst \*.ap