



Sorbonne Université

LIP6 Laboratory

CORIOLIS

User's Guide

Jean-Paul CHAPUT Jean-Paul.Chaput@lip6.fr



This work is licensed under a Creative Commons Attribution-NonCommercial-ShareALike 4.0 International License. Creative Commons License creativecommons.org/licenses/by-nc-sa/4.0/

Contents

Credits & License
Release Notes
Release 1.0.1475
Release 1.0.1963
Release 1.0.2049
Release v2.0.1
Release v2.1
Release v2.2
Release v2.3
Complete Design Flow & Examples
Installation
Fixed Directory Tree
Building Coriolis
The actively developed branch
Installing on REDHAT or compatible distributions
Building a Debug Enabled Version
Installing on DEBIAN 9, UBUNTU 18 or compatible distributions
Additionnal Requirement under MACOS
Packaging Coriolis
Hooking up into ALLIANCE
Setting up the Environment (coriolisEnv.py)
Coriolis Configuration & Initialisation
General Software Architecture
First Stage: Technology Selection
Second Stage: Technology Configuration Loading
Configuration Helpers
ALLIANCE Helper
Tools Configuration Helpers
Hacking the Configuration Files
CGT - The Graphical Interface
Viewer & Tools
STRATUS Netlist Capture
The HURRICANE Data-Base
Synthetizing and loading a design
Etesian Placer
Katana Global Router
Katana Detailed Router
Executing Python Scripts in Cgt
Printing & Snapshots
Memento of Shortcuts in Graphic Mode
Cgt Command Line Options
Miscellaneous Settings
The Controller
The Look Tab
The Filter Tab
The Layers&Go Tab
The Netlist Tab
The Selection Tab
The Inspector Tab
The Settings Tab

Python Interface for Hurricane/ Coriolis	· 34
Plugins	· 35
Chip Placement	
Clock Tree	· 37
Recursive-Save (RSave)	. 38
A Simple Example: AM2901	. 38

Credits & License

Hurricane	Rémy Escassut & Christian Masson
Etesian	Gabriel Gouvine
Stratus	Sophie Belloeil
KATANA (global)	Damien Dupuis
KATANA (detailed), UNICORN	Jean-Paul Снарит

The HURRICANE data-base is copyright© BULL 2000-2019 and is released under the terms of the LGPL license. All other tools are copyright© UPMC 2008-2018, SORBONNE UNIVERSITÉ 2018-2019 and released under the GPL license.

Others important contributors to CORIOLIS are Christophe ALEXANDRE, Roselyne CHOTIN, Hugo CLEMENT, Marek SROKA and Wu YIFEI.

The KATANA router makes use of the FLUTE software, which is copyright[©] Chris C. N. CHU from the lowa State University (http://home.eng.iastate.edu/~cnchu/).

Release Notes

Release 1.0.1475

This is the first preliminary release of the CORIOLIS 2 framework.

This release mainly ships the global router KNIK and the detailed router KITE. Together they aim to replace the ALLIANCE NERO router. Unlike NERO, KITE is based on an innovating routing modeling and ad-hoc algorithm. Although it is released under GPL license, the source code will be avalaible later.

Contents of this release:

- 1. A graphical user interface (viewer only).
- 2. The KNIK global router.
- 3. The KITE detailed router.

Supported input/output formats:

- ALLIANCE **vst** (netlist) & **ap** (physical) formats.
- Even if there are some references to the CADENCE LEFDEF format, its support is not included because it depends on a library only available to SI2 affiliated members.

Release 1.0.1963

Release 1963 is alpha. All the tools from CORIOLIS 1 have been ported into this release. Contents of this release:

- 1. The STRATUS netlist capture language (GENLIB replacement).
- 2. The MAUKA placer (still contains bugs).
- 3. A graphical user interface (viewer only).
- 4. The KNIK global router.
- 5. The KITE detailed router.
- 6. Partially implemented python support for configuration files (alternative to XML).
- 7. A documentation (imcomplete/obsoleted in HURRICANE's case).

Release 1.0.2049

Release *2049* is Alpha. Changes of this release:

- 1. The HURRICANE documentation is now accurate. Documentation for the Cell viewer and CRLCORE has been added.
- 2. More extensive Python support for all the components of CORIOLIS.
- 3. Configuration is now completly migrated under Python. XML loaders can still be used for compatibility.
- 4. The **cgt** main has been rewritten in Python.

Release v2.0.1

- 1. Migrated the repository from **svn** to **git**, and release complete sources. As a consequence, we drop the distribution packaging support and give public read-only access to the repository.
- 2. Deep rewrite of the KATABATIC database and KITE detailed router, achieve a speedup factor greater than 20...

Release v2.1

- 1. Replace the old simulated annealing placer MAUKA by the analytical placer ETESIAN and its legalization and detailed placement tools.
- 2. Added a Blif format parser to process circuits generated by the Yosys and ABC logic synthetizers.
- 3. The multiple user defined configuration files are now grouped under a common hidden (dot) directory .coriolis2 and the file extension is back from .conf to .py.

Release v2.2

1. Added JSON import/export of the whole Hurricane DataBase. Two save mode are supported: *Cell* mode (standalone) or *Blob* mode, which dump the whole design down and including the standard cells.

Release v2.3

- 1. Reverts to a more standard organisation of the branches. **devel_anabatic** is closed and we go on with **master** (stable version) and **devel**.
- 2. Makes KATANA the default global & detailed router. Put KNIK & KITE in the obsolete menus.
- 3. Finally makes use of PYQT4 widgets. Seems to integrate without problems with the CORIOLIS own QT widget. The drawback is that to build against QT 5 needs adjustement from the user.
- 4. Improved support for whole chip management. The outer part of the chip containing the pad is decoupled from the core. This allows to cleanly separate real pads from the foundry from a symbolic core. But this does not preclude other combinations as fully symbolic or fully real.

To perform the separation, an intermediate hierarchical level corona between chip and core has been introduced.

Complete Design Flow & Examples

While CORIOLIS can be used stand-alone, it is in fact part of a more complete design flow build upon YOSYS and ALLIANCE. In addition, a set of demos and examples are supplied in the repository alliance-check-toolkit.

• YOSYS:http://www.clifford.at/yosys/

An **rpm** packaged version is available here:

https://ftp.lip6.fr/pub/linux/distributions/slsoc/soc/7/addons/x86_ 64/repoview/yosys.html

- Alliance: https://www-soc.lip6.fr/equipe-cian/logiciels/alliance/
- alliance-check-toolkit **git** repository:

https://www-soc.lip6.fr/git/alliance-check-toolkit.git/

Installation

~	-		L	
5	-	1	1	
	4	٢,	а	
	×.	Ξ	П	
		2		4

Note

Note

As the sources are being released, the binary packaging is dropped. You may still find (very) old versions here: http://asim.lip6.fr/pub/coriolis/2.0.

In a nutshell, building source consists in pulling the **git** repository then running the **ccb** installer.

7

The documentation is already generated and commited in the **git** tree. You may not install the additional prerequisites for the documentation. By default the documentation is not generated, just installed by **ccb**. If you really want to re-generate it, add the --doc flag to **ccb**.

Main building prerequisites:

- cmake
- C++11-capable compiler
- BFD library (provided through binutils).
- RapidJSON
- python2.7
- boost
- libxml2
- bzip2
- yacc & lex
- Qt 4 or Qt 5
- PyQt 4 or PyQt 5
- Qwt

Building documentation prerequisites:

doxygen

- latex
- python-docutils (for reStructuredText)

The following libraries get directly bundled with CORIOLIS:

- LEF/DEF (from SI2)
- FLUTE (from Chris C. N. Chu)

For other distributions, refer to their own packaging system.

Fixed Directory Tree

In order to simplify the work of the **ccb** installer, the source, build and installation tree is fixed. To successfully compile CORIOLIS you must follow it exactly. The tree is relative to the home directory of the user building it (note \sim / or \$HOME/). Only the source directory needs to be manually created by the user, all others will be automatically created either by **ccb** or the build system.

Sources			
Sources root	~/coriolis-2.x/src		
under git	~/coriolis-2.x/src/coriolis		
Architecture Dependa	ant Build		
	(as visiting a setting we also C + (Dalage a Channel (her)) by (the also		
Linux, SL 7, 64b	~/coriolis-2.x/Linux.el7_64/Release.Shared/build/ <tool></tool>		
Linux, SL 6, 32b	~/coriolis-2.x/Linux.slsoc6x/Release.Shared/build/ <tool></tool>		
Linux, SL 6, 64b	~/coriolis-2.x/Linux.slsoc6x_64/Release.Shared/build/ <tool></tool>		
Linux, Fedora, 64b	~/coriolis-2.x/Linux.fc_64/Release.Shared/build/ <tool></tool>		
Linux, Fedora, 32b	~/coriolis-2.x/Linux.fc/Release.Shared/build/ <tool></tool>		
FreeBSD 8, 32b	~/coriolis-2.x/FreeBSD.8x.i386/Release.Shared/build/ <tool></tool>		
FreeBSD 8, 64b	~/coriolis-2.x/FreeBSD.8x.amd64/Release.Shared/build/ <tool></tool>		
Windows 7, 32b	~/coriolis-2.x/Cygwin.W7/Release.Shared/build/ <tool></tool>		
Windows 7, 64b	~/coriolis-2.x/Cygwin.W7_64/Release.Shared/build/ <tool></tool>		
Windows 8.x, 32b	~/coriolis-2.x/Cygwin.W8/Release.Shared/build/ <tool></tool>		
Windows 8.x, 64b	~/coriolis-2.x/Cygwin.W8_64/Release.Shared/build/ <tool></tool>		
Architecture Dependa	ant Install		
Linux, SL 6, 32b	~/coriolis-2.x/Linux.slsoc6x/Release.Shared/install/		
FHS Compliant Struct	ure under Install		
Binaries	/install/bin		
Libraries (Python)	/install/lib		
Include by tool	/install/include/coriolis2/ <project>/<tool></tool></project>		
Configuration files	/install/etc/coriolis2/		
Doc, by tool	/install/share/doc/coriolis2/en/html/ <tool></tool>		



Note

Alternate build types: the Release.Shared means an optimized build with shared libraries. But there are also available Static instead of Shared and Debug instead of Release and any combination of them.

Static does not work because I don't know yet to mix statically linked binaries and Python modules (which must be dynamic).

Building Coriolis

Note

Note

The actively developed branch

The **devel_anabatic** branch is now closed and we go back to a more classical scheme where **master** is the stable version and **devel** the development one.

The CORIOLIS git repository is https://www-soc.lip6.fr/git/coriolis.git



Again, the **devel_anabatic** branch is now closed. Please revert to **devel** or **master**.

The rest of the re	

As it is now possible to mix PYQT widget with CORIOLIS ones, it is simpler for us to revert to QT 4 only. Our reference OS being RHEL 7, there is no compatible PYQT5 build compatible with their QT 5 version (we fall short of one minor, they provides QT 5.9 were we need at least QT 5.10).

°	
-	
-	

Note

Under RHEL 7 or clones, they upgraded their version of QT 4 (from 4.6 to 4.8) so the *diagonal line* bug no longer occurs. So we can safely use the default system QT again.

Installing on REDHAT or compatible distributions

1. Install or check that the required prerequisites are installed :

Note, that the Qwt packages are directly available from the standart distribution when using QT 4.

2. Install the unpackaged prerequisites. Currently, only RapidJSON.

```
dummy@lepka:~> mkdir -p ~/coriolis-2.x/src/support
dummy@lepka:support> cd ~/coriolis-2.x/src/support
dummy@lepka:support> git clone http://github.com/miloyip/rapidjson
```

3. Create the source directory and pull the **git** repository:

```
dummy@lepka:~> mkdir -p ~/coriolis-2.x/src
dummy@lepka:src> cd ~/coriolis-2.x/src
dummy@lepka:src> git clone https://www-soc.lip6.fr/git/coriolis.git
```

4. Build & install:

Note

Pre-generated documentation will get installed by the previous command. Only if you did made modifications to it you need to regenerate it with:

support to be generated with a parallel build. So we compile & install in a first stage in -j4 (or whatever) then we generate the documentation in -j1

Under RHEL6 or clones, you must build using the **devtoolset**, the version is to be given as argument:

If you want to use Qt 5 instead of Qt 4, modify the previous steps as follows:

• At step 1, do not install the QT 4 related development package (qt4-devel), but instead:

dummy@lepka:~> yum install -y qt5-qtbase-devel qt5-qtsvg-devel

The package qwt-qt5-devel and it's dependency qwt-qt5 are not provided by any standard repository (like EPEL). You may download them from the LIP6 Addons Repository Then run:

- At **step 4**, add a --qt5 argument to the ccb.py command line.
- The PYTHON scripts that make use of PYQT in crlcore and cumulus must be edited to import PyQt5 instead of PtQt4 (should find a way to automatically switch between the two of them).

The complete list of **ccb** functionalities can be accessed with the --help argument. It also may be run in graphical mode (--gui).

Building a Debug Enabled Version

The Release.Shared default version of the CORIOLIS is built stripped of symbols and optimized so that it makes analysing a core dump after a crash difficult. In the (unlikely) case of a crash, you may want to build, alongside the optimized version, a debug one which allows forensic examination by **gdb** (or **valgrind** or whatever).

Run again ccb.py, adding the --debug argument:

As cgt is a PYTHON script, the right command to run gdb is:

```
dummy@lepka:work> gdb python core.XXXX
```

Installing on DEBIAN 9, UBUNTU 18 or compatible distributions

First, install or check that the required prerequisites are installed :

```
dummy@lepka:~> sudo apt install -y build-essential binutils-dev
    git cmake bison flex gcc python-dev
    libboost-all-dev libboost-python-dev
    libbz2-dev libxml2-dev rapidjson-dev libbz2-dev
    qt4-dev-tools libqwt5-qt4-dev
    qtbase5-dev libqt5svg5-dev libqwt-qt5-dev
    doxygen dvipng graphviz python-sphinx
    texlive-fonts-extra texlive-lang-french
```

Second step is to create the source directory and pull the **git** repository:

```
dummy@lepka:~> mkdir -p ~/coriolis-2.x/src
dummy@lepka:src> cd ~/coriolis-2.x/src
dummy@lepka:src> git clone https://www-soc.lip6.fr/git/coriolis.git
```

Third and final step, build & install:

Additionnal Requirement under MACOS

CORIOLIS makes use of the **boost** : : **python** module, but the MACPORTS **boost** seems unable to work with the PYTHON bundled with MACOS. So you have to install both of them from MACPORTS:

```
dummy@macos:~> port install boost +python27
dummy@macos:~> port select python python27
dummy@macos:-> export DYLD_FRAMEWORK_PATH=/opt/local/Library/Frameworks
```

The last two lines tell MACOS to use the PYTHON from MACPORTS and *not* from the system. Then proceed with the generic install instructions.

Packaging Coriolis

Packager should not use ccb, instead bootstrap/Makefile.package is provided to emulate a top-level autotool makefile. Just copy it in the root of the CORIOLIS git repository (~/corriolis-2.x/src/coriolis/) and build.

Sligthly outdated packaging configuration files can also be found under bootstrap/:

- bootstrap/coriolis2.spec.in for **rpm** based distributions.
- bootstrap/debian for DEBIAN based distributions.

Hooking up into ALLIANCE

CORIOLIS relies on ALLIANCE for the cell libraries. So after installing or packaging, you must configure it so that it can found those libraries.

The easiest way is to setup the ALLIANCE environment (i.e. sourcing .../etc/profile.d/alc_env.{sh, csh} before setting up CORIOLIS environment (see the next section). To understand how CORIOLIS find/setup ALLIANCE you may have look to the Alliance Helper.

Setting up the Environment (coriolisEnv.py)

To simplify the tedious task of configuring your environment, a helper is provided in the bootstrap source directory (also installed in the directory .../install/etc/coriolis2/):

~/coriolis-2.x/src/coriolis/bootstrap/coriolisEnv.py

Use it like this:

dummy@lepka:~> eval `~/coriolis-2.x/src/coriolis/bootstrap/coriolisEnv.py`

Note



Do not call that script in your environement initialisation. When used under RHEL6 or clones, it needs to be run in the **devtoolset** environement. The script then launch a new shell, which may cause an infinite loop if it's called again in, say **~/.bashrc**. Instead you may want to create an alias: alias c2r='eval "`~/coriolis-2.x/src/coriolis/bootstrap/coriolisEnv.py`"'

Coriolis Configuration & Initialisation

General Software Architecture


CORIOLIS has been built with respect of the classical paradigm that the computational intensive parts have been written in C++, and almost everything else in PYTHON. To build the PYTHON interface we used two methods:

- For self-contained modules **boost**::python (mainly in **vlsisapd**).
- For all modules based on HURRICANE, we created our own wrappers due to very specific requirements such as shared functions between modules or C++/PYTHON secure bidirectional object deletion.

	~		
7	-	-	<u>></u>
1	-	1	1
-	I	2	1
-	-	-	

Note

Python Documentation: Most of the documentation is related to the C++ API and implemetation of the tools. However, the PYTHON bindings have been created so they mimic *as closely as possible* the C++ interface, so the documentation applies to both languages with only minor syntactic changes.



All configuration & initialization files are Python scripts, despite their . **conf** extention. From a syntactic point of view, there is no difference between the system-wide configuration files and the user's configuration, they use the same Python helpers.

Configuration is done in two stages:

- 1. Selecting the technology.
- 2. Loading the complete configuration for the given technology and the user's settings.

First Stage: Technology Selection

The initialization process is done by executing, in order, the following file(s):

Order	Meaning	File
1	The system setting	/etc/coriolis2/techno.conf
2	The user's global setting	<pre>\${HOME}/.coriolis2/techno.py</pre>
3	The user's local setting	<cwd>/.coriolis2/techno.py</cwd>

Those files must provide only one variable, the name of the technology. Each technology will provide configuration for both the symbolic part and the real part. CORIOLIS can work with purely symbolic technology (symbolic/cmos) in that case, the real technology part is a dummy one.

For example, to use MOSIS 180nm:

```
# -*- Mode:Python -*-
```

```
technology = '180/scn6m_deep_09'
```

Second Stage: Technology Configuration Loading

The **technology** variable is set by the first stage and it's the name of the technology. A directory of that name, with all the configuration files, must exist in the configuration directory (/etc/coriolis2). In addition to the technology-specific directories, a common/ directory is there to provide a trunk for all the identical data across the various technologies. The initialization process is done by executing, in order, the following file(s):

Order	Meaning	File
1	The system initialization	/etc/coriolis2/ <technology>/<tool>.conf</tool></technology>
2	The user's global initialization	<pre>\${HOME}/.coriolis2/settings.py</pre>
3	The user's local initialization	<cwd>/.coriolis2/settings.py</cwd>

Note

Configuration Helpers

To ease the writing of configuration files, a set of small helpers is available. They allow to setup the configuration parameters through simple assembly of tuples. The helpers are installed under the directory:

```
<install>/etc/coriolis2/
```

Where **<install>/** is the root of the installation.

ALLIANCE Helper

The configuration file must provide an **allianceConfig** tuple as shown below. Like all the CORIOLIS configuration file, it is to be executed through PYTHON, so we can use it to perform a not so dumb search of the ALLIANCE installation directory. Our default policy is to try to read the ALLIANCE_TOP environment variable, and if not found, default to /soc/alliance.

```
import os
from helpers.Alliance import AddMode
from helpers.Alliance import Gauge
allianceTop = None
if os.environ.has key('ALLIANCE TOP'):
  allianceTop = os.environ['ALLIANCE_TOP']
  if not os.path.isdir(allianceTop):
    allianceTop = None
if not allianceTop: allianceTop = '/soc/alliance'
cellsTop = allianceTop+'/cells/'
allianceConfig = \setminus
                                 , 'CATAL')
    ( ( 'CATALOG'
    , ( 'WORKING_LIBRARY'
                                 , '.')
                                 , ( (cellsTop+'sxlib' , AddMode.Append)
     , ( 'SYSTEM_LIBRARY'
                                   , (cellsTop+'dp_sxlib', AddMode.Append)
                                    , (cellsTop+'ramlib' , AddMode.Append)
                                    , (cellsTop+'romlib' , AddMode.Append)
                                   , (cellsTop+'rflib' , AddMode.Append)
, (cellsTop+'rf2lib' , AddMode.Append)
, (cellsTop+'pxlib' , AddMode.Append)
, (cellsTop+'padlib' , AddMode.Append) ) )
    , ( 'IN_LO'
                                 , 'vst')
                                 , 'ap')
      ( 'IN PH'
                                 , 'vst')
       ( 'OUT LO'
       ( 'OUT_PH'
                                 , 'ap')
                                , 'vdd')
       ( 'POWER'
                               , 'vss')
       ( 'GROUND'
       ( 'CLOCK'
                               , '.*ck.*|.*nck.*')
                              , '^blockage[Nn]et*')
      ( 'BLOCKAGE'
                                 , '.*_px$')
       ( 'PAD'
    ,
    )
```

The example above shows the system configuration file, with all the available settings. Some important remarks about those settings:

- In its configuration file, the user does not need to redefine all the settings, just the one he wants to change. In most of the cases, the SYSTEM_LIBRARY, the WORKING_LIBRARY and the special net names (at this point there is not much alternatives for the others settings).
- SYSTEM_LIBRARY setting: Setting up the library search path. Each library entry in the tuple will be added to the search path according to the second parameter:
 - AddMode:: Append: append to the search path.
 - AddMode::Prepend: insert in head of the search path.
 - AddMode::Replace: look for a library of the same name and replace it, whithout changing the search path order. If no library of that name already exists, it is appended.

A library is identified by its name, this name is the last component of the path name. For instance: /soc/alliance/sxlib will be named sxlib. Implementing the ALLIANCE specification, when looking for a *Cell* name, the system will browse sequentially through the library list and returns the first *Cell* whose name match.

• For POWER, GROUND, CLOCK and BLOCKAGE net names, a regular expression (GNU regexp) is expected.

A typical user's configuration file would be:

```
import os
homeDir = os.getenv('HOME')
allianceConfig = \
   ( ('WORKING_LIBRARY' , homeDir+'/worklib')
   , ('SYSTEM_LIBRARY' , ( (homeDir+'/mylib', Environment.Append) ) )
   , ('POWER' , 'vdd.*')
   , ('GROUND' , 'vss.*')
}
```

Tools Configuration Helpers

All the tools use the same helper to load their configuration (a.k.a. *Configuration Helper*). Currently the following configuration system-wide configuration files are defined:

- misc.conf: common settings or not belonging specifically to a tool.
- **etesian.conf**: for the ETESIAN tool.
- **kite**.conf: for the KITE tool.
- **stratus1.conf**: for the STRATUS1 tool.

```
Here is the contents of etesian.conf:
```

```
# Etesian parameters.
parametersTable = \setminus
    ( ('etesian.aspectRatio'
                                , TypePercentage, 100 , { 'min':10, 'max':100(
    ( ('etesian.aspectRatio' , TypePercentage, 100 ,
, ('etesian.spaceMargin' , TypePercentage, 5 )
, ('etesian.uniformDensity' , TypeBool , False )
    , ('etesian.routingDriven' , TypeBool , False )
      ("etesian.effort"
                    , ("Hiqh"
                                , 3)
                    , ("Extreme" , 4) ) }
      )
    , ("etesian.graphics" , TypeEnumerate , 2
      , { 'values':( ("Show every step" , 1)
                   , ("Show lower bound" , 2)
                    , ("Show result only", 3) ) }
      )
    )
layoutTable = \setminus
    ( (TypeTab , 'Etesian', 'etesian')
    , (TypeTitle , 'Placement area')
    , (TypeOption, "etesian.aspectRatio" , "Aspect Ratio, X/Y (%)", 0 )
    , (TypeOption, "etesian.spaceMargin", "Space Margin"
                                                                    , 1 )
    , (TypeRule ,)
    , (TypeTitle , 'Etesian - Placer')
    , (TypeOption, "etesian.uniformDensity", "Uniform density"
                                                                         , 0 )
     (TypeOption, "etesian.routingDriven", "Routing driven"
                                                                         , 0 )
    , (TypeOption, "etesian.effort" , "Placement effort"
, (TypeOption, "etesian.graphics" , "Placement view"
                                                                         , 1 )
                                                                         , 1 )
    , (TypeRule ,)
    )
```

Taxonomy of the file:

- It must contain, at least, the two tables:
 - parametersTable, defines & initialises the configuration variables.
 - layoutTables, defines how the various parameters will be displayed in the configuration window (The Settings Tab).
- The parametersTable, is a tuple (list) of tuples. Each entry in the list describes a configuration parameter. In its simplest form, it's a quadruplet (TypeOption, 'paramId', ParameterType, DefaultValue) with:
 - 1. TypeOption, tells that this tuple describes a parameter.
 - paramId, the identifier of the parameter. Identifiers are defined by the tools. The list of parameters is detailed in each tool section.
 - 3. ParameterType, the kind of parameter. Could be:
 - TypeBool, boolean.
 - TypeInt, signed integer.
 - TypeEnumerate, enumerated type, needs extra entry.
 - TypePercentage, percentage, expressed between o and 100.

- TypeDouble, float.
- TypeString, character string.
- 4. DefaultValue, the default value for that parameter.

Hacking the Configuration Files

Aside from the symbols that get used by the configuration helpers like **allianceConfig** or **parametersTable**, you can put pretty much anything in **<CWD>/.coriolis2/settings.py** (that is, written in PYTHON).

For example:

```
# -*- Mode:Python -*-
defaultStyle = 'Alliance.Classic [black]'
# Regular Coriolis configuration.
parametersTable = \setminus
    ( ('misc.catchCore' , TypeBool , False )
, ('misc.info' , TypeBool , False )
, ('misc.paranoid' , TypeBool , False )
('misc.buc' TypeBool False )
    ('misc.bug'
, ('misc.logMode'
, ('misc.verboseLevel1'
                                      , TypeBool
                                                         , False )
                                     , TypeBool
, TypeBool
                                                         , True )
                                                           , False )
     , ('misc.verboseLevel2'
                                       , TypeBool
                                                           , True )
      ('misc.minTraceLevel' , TypeInt
('misc.maxTraceLevel' , TypeInt
                                                           , 0
    , ('misc.minTraceLevel'
                                                                    )
                                                         , 0
                                                                    )
    )
# Some ordinary Python script...
import os
print ' O Cleaning up ClockTree previous run.'
for fileName in os.listdir('.'):
  if fileName.endswith('.ap') or (fileName.find('_clocked.') >= 0):
    print ' - <%s>' % fileName
    os.unlink(fileName)
```


See Python Interface to Coriolis for more details on those capabilities.

CGT - The Graphical Interface

The CORIOLIS graphical interface is split up into two windows.

- The Viewer, with the following features:
 - Basic load/save capabilities.
 - Displays the current working cell. Could be empty if the design is not yet placed.
 - Executes Stratus Scripts.
 - Menu to run the tools (placement, routage).

Features are detailed in Viewer & Tools.



- The **Controller**, which allows to:
 - Tweak what is displayed by the *Viewer*. Through the *Look*, *Filter* and *Layers&Gos* tabs.
 - Browse the *netlist* with eponym tab.
 - Show the list of selected objects (if any) with selection
 - Walk through the Database, the Cell or the Selection with *Inspector*. This is an advanced feature, reserved for experimented users.
 - The tab *Settings* which gives access to all the settings. They are closely related to Configuration & Initialisation.



Viewer & Tools

STRATUS Netlist Capture

STRATUS is the replacement for GENLIB procedural netlist capture language. It is designed as a set of PYTHON classes, and comes with it's own documentation (Stratus Documentation)

The HURRICANE Data-Base

The ALLIANCE flow is based on the MBK data-base, which has one data-structure for each view. That is, **Lofig** for the *logical* view and **Phfig** for the *physical* view. The place and route tools were responsible for maintaining (or not) the coherency between views. Reflecting this weak coupling between views, each one was stored in a separate file with a specific format. The *logical* view is stored in a **vst** file in VHDL format and the *physical* in an **ap** file in an ad-hoc format.

The CORIOLIS flow is based on the HURRICANE data-base, which has a unified structure for *logical* and *physical* view. That data structure is the *Cell* object. The *Cell* can have any state between pure netlist and completly placed and routed design. Although the memory representation of the views has deeply changed we still use the ALLIANCE files format, but they now really represent views of the same object. The point is that one must be very careful about view coherency when going to and from CORIOLIS.

As for the second release, CORIOLIS can be used only for three purposes :

- Placing a design, in which case the *netlist* view must be present.
- **Routing a design**, in that case the *netlist* view and the *layout* view must be present and *layout* view must contain a placement. Both views must have the same name. When saving the routed design, it is advised to change the design name otherwise the original unrouted placement in the *layout* view will be overwritten.

• **Viewing a design**, the *netlist* view must be present, if a *layout* view is present it still must have the same name but it can be in any state.

Synthetizing and loading a design

CORIOLIS supports several file formats. It can load all file format from the ALLIANCE toolchain (.ap for layout, behavioural and structural vhdl .vbe and .vst), BLIF netlist format as well as benchmark formats from the ISPD contests.

It can be compiled with LEF/DEF support, although it requires acceptance of the SI2 license and may not be compiled in your version of the software.

Synthesis under Yosys You can create a BLIF file from the Yosys synthetizer, which can be imported under Coriolis. Most libraries are specified as a .lib liberty file and a .lef LEF file. Yosys opens most .lib files with minor modifications, but LEF support in Coriolis relies on SI2. If Coriolis hasn't been compiled against it, the library is given in ALLIANCE .ap format. Some free libraries already provide both .ap and .lib files.

Once you have installed a common library under Yosys and Coriolis, just synthetize your design with Yosys and import it (as Blif without the extension) under Coriolis to perform place&route.

Synthesis under Alliance Alliance is an older toolchain but has been extensively used for years. Coriolis can import and write Alliance designs and libraries directly.

Etesian -- Placer

The ETESIAN placer is a state of the art (as of 2015) analytical placer. It is within 5% of other placers' solutions, but is normally a bit worse than ePlace. This CORIOLIS tool is actually an encapsulation of COLOQUINTE which *is* the placer.

ľ	¢	-	-	٠.	
	•	_	-1	X	
	-	-7	Ľ		
	-	12			
5	-	_			

Note


Instance Uniquification: a same logical instance cannot have two different placements. So, if you don't supply a placement for it, it will be uniquified (cloned) and you will see the copy files appears on disk upon saving.

Hierarchical Placement

The placement area is defined by the top cell abutment box.

When placing a complete hierarchy, the abutment boxes of the cells (models) other than the top cell are set identical to the one of the top cell and their instances are all placed at position (0, 0, ID). That is, all the abutments boxes, whatever the hierarchical level, define the same area (they are exactly superposed).

We choose this scheme because the placer will see all the instances as virtually flattened, so they can be placed anywhere inside the top-cell abutment box.



Computing the Placement Area

The placement area is computed using the etesian.aspectRatio and etesian.spaceMargin parameters only if the top-cell has an empty abutment box. If the top-cell abutment box has to be set, then it is propagated to all the instances models recursively.

Reseting the Placement

Once a placement has been done, the placer cannot reset it (will be implemented later). To perform a new placement, you must restart **cgt**. In addition, if you have saved the placement on disk, you must erase any **.ap** file, which are automatically reloaded along with the netlist (**.vst**).

Limitations

Etesian supports standard cells and fixed macros. As for the Coriolis 2.1 version, it doesn't support movable macros, and you must place every macro beforehand. Timing and routability analysis are not included either, and the returned placement may be unroutable.

Parameter Identifier	Туре	Default		
Etesian Parameters				
etesian.aspectRatio	TypePercentage	100		
etestan.aspectratio		Define the height on width H/W aspect ratio, can be comprised between 10 and 1000		
etesian.spaceMargin	TypePercentage	5		
etestan.spacemargin	The extra white space standard cells	added to the total area of the		
etesian.uniformDensity	TypeBool	False		
etestan.uniformbensity		Whether the cells will be spread envenly across the area or allowed to form denser clusters		
etesian.effort	TypeInt	2		
etestan.ellort		Sets the balance between the speed of the placer and the solution quality		
etesian.routingDriven	TypeBool	False		
etestan.toutingbilven		Whether the tool will try routing iterations and whitespace allocation to improve routability; to be implemented		
eterion graphica	TypeInt	2		
etesian.graphics		How often the display will be refreshed More re- freshing slows the placer.		
	 1 shows both upper and lower bounds 2 only shows lower bound results			
	• 3 only shows th	• 3 only shows the final results		

Etesian Configuration Parameters

Katana -- Global Router

The quality of KATANA global routing solutions are equivalent to those of FGR 1.0. For an indepth description of KATANA algorithms, you may download the thesis of D. DUPUIS avalaible from here~: Knik Thesis (KNIK has been rewritten as part of KATANA, the algorithms remains essentially the same).

The global router is now deterministic.

Katana -- Detailed Router

KATANA no longer suffers from the limitations of NERO. It can route big designs as its runtime and memory footprint is almost linear (with respect to the number of gates). It has successfully routed design of more than *150K* gates.

-	
-	
L	

Note

Slow Layer Assignment. Most of the time, the layer assignment stage is fast (less than a dozen seconds), but in some instances it can take more than a dozen *minutes*. This is a known bug and will be corrected in later releases.

After each run, KATANA displays a set of *completion ratios* which must all be equal to 100% or (NNNN+0) if the detailed routing has been successfull. In the event of a failure, on a saturated design, you may tweak the three following configuration parameters:

- 1. katana.hTrackReservedLocal, the number of track reserved for local routing, that quantity is substracted from the edge capacities (global routing) to give a sense of the cluttering inside the GCells.
- 2. katana.vTrackReservedLocal, same as above.
- 3. etesian.spaceMargin, increases the free area of the overall design so the routing density decrease.

The idea is to increase the horizontal and vertical local track reservation until the detailed router succeeds. But in doing so we make the task of the global router more and more difficult as the capacity of the edges decreases, and at some point it will fail too. So this is a balance.

Routing a design is done in four ordered steps:

- 1. Detailed pre-route $\mathbf{P\&R} \rightarrow \mathbf{Step}$ by $\mathbf{Step} \rightarrow \mathbf{Detailed}$ $\mathbf{PreRoute}$
- 2. Global routing $P\&R \rightarrow Step by Step \rightarrow Global Route$
- 3. Detailed routing $\textbf{P\&R} \rightarrow \textbf{Step by Step} \rightarrow \textbf{Detailed Route}$
- 4. Finalize routing $P\&R \rightarrow Step by Step \rightarrow Finalize Route$

It is possible to supply to the router a complete wiring for some nets that the user wants to be routed according to a specific topology. The supplied topology must respect the building rules of the ANABATIC database (contacts must be, *terminals, turns, h-tee* & *v-tee* only). During the first step Detailed Pre-Route the router will solve overlaps between the segments, without making any dogleg. If no pre-routed topologies are present, this step may be ommited. Any net routed at this step is then fixed and become unmovable for the later stages.

After the detailed routing step the KATANA data-structure is still active (the Hurricane wiring is decorated). The finalize step performs the removal of the KATANA data-structure, and it is not advisable to save the design before that step.

You may visualize the density (saturation) of either the edges (global routing) or the GCells (detailed routing) until the routing is finalized. Special layers appear to that effect in the The Layers&Go Tab.

Katana Configuration Parameters The ANABATIC parameters control the layer assignment step.

All the defaults value given below are from the default ALLIANCE technology (**cmos** and **SxLib** cell gauge/routing gauge).

Parameter Identifier	Туре	Default		
Anabatic Parameters		-		
anabatic.topRoutingLayer	TypeString Define the highest marrouting (inclusive).	METAL5 etal layer that will be used for		
anabatic.globalLengthThreshol	U	1450		
	This parameter is u	ised by a layer assignment onger used (did not give good		
anabatic.saturateRatio	TypePercentage	80		
anabatic.SaturateRatio		above this ratio, move up ents up from depth x to $x+2$		
anabatic.saturateRp	TypeInt	8		
anabacic.sacuraceAp		ore terminals (RoutingPad) rce a move up of the connect- e in excess		
Katana Parameters				
katana.hTracksReservedLocal	TypeInt	3		
	To take account the tracks needed <i>inside</i> a GCell to build the <i>local</i> routing, decrease the capacity of the edges of the global router. Horizontal and vertical locally reserved capacity can be distinguished for more accuracy.			
katana.vTracksReservedLocal	TypeInt	3		
	cf.kite.hTracksRe	eservedLocal		
katana.eventsLimit	TypeInt	4000002		
	The maximum number of segment displacements, this is a last ditch safety against infinite loop. It's perhaps a little too low for big designs			
katana.ripupCost	TypeInt	3		
kacana.ripupoose		d between two ripup costs to two ripped up segments		
katana.strapRipupLimit	TypeInt	16		
	Maximum number of	ripup for <i>strap</i> segments		
katana.localRipupLimit	TypeInt	9		
	Maximum number of	ripup for <i>local</i> segments		
katana.globalRipupLimit	TypeInt	5		
Katana.grobarkipuplimit		f ripup for <i>global</i> segments, ched, triggers topologic mod-		
katana longClohalDinuniimit	TypeInt	5		
katana.longGlobalRipupLimit		f ripup for <i>long global</i> seg- t is reached, triggers topologi-		

Executing Python Scripts in Cgt

Python/Stratus scripts can be executed either in text or graphical mode.



Note

How Cgt Locates Python Scripts: cgt uses the Python import mechanism to load Python scripts. So you must give the name of your script whithout .py extension and it must be reachable through the <code>PYTHONPATH</code>. You may use the dotted module notation.

A Python/Stratus script must contain a function called ScriptMain() with one optional argument, the graphical editor into which it may be running (will be set to None in text mode). The Python interface to the editor (type: **CellViewer**) is limited to basic capabilities only.

Any script given on the command line will be run immediatly *after* the initializations and *before* any other argument is processed.

For more explanation on Python scripts see Python Interface to Coriolis.

Printing & Snapshots

Printing or saving into a PDF is fairly simple, just use the **File -> Print** menu or the CTRL+P shortcut to open the dialog box.

The print functionality uses exactly the same rendering mechanism as for the screen, beeing almost WYS/WYG. Thus, to obtain the best results it is advisable to select the Coriolis.Printer look (in the *Controller*), which uses a white background and well suited for high resolutions 32x32 pixels patterns

There is also two modes of printing selectable through the *Controller* **Settings -> Misc -> Printer/Snapshot Mode**:

Mode	DPI (approx.)	Intended Usage
Cell Mode	150	For single Cell printing or very small designs. Patterns will be bigger and more readable.
Design Mode	300	For designs (mostly commposed of wires and cells out- lines).



Note

The pdf file size Be aware that the generated PDF files are indeed only pixmaps. So they can grew very large if you select paper format above A2 or similar.

Saving into an image is subject to the same remarks as for PDF.

Memento of Shortcuts in Graphic Mode

The main application binary is **cgt**.

Category	Keys	Action
Moves	Up, Down Left, Right	Shifts the view in the according direction
Fit	f	Fits to the Cell abutment box
Refresh	CTRL+L	Triggers a complete display redraw
Goto	a	<i>apperture</i> is the minimum side of the area displayed around the point to go to. It's an alternative way of set- ting the zoom level

... continued on next page

Category	Keys	Action
Zoom	z, m	Respectively zoom by a 2 factor and <i>unzoom</i> by a 2 factor
20011	Ì	You can perform a zoom to an area. Define the zoom area by <i>holding down the left mouse button</i> while moving the mouse.
	Area Zoom	
Selection	Ì	You can select displayed objects under an area. Define the selection area by <i>holding down the right mouse button</i> while moving the mouse.
	Area Selection	
	Ø	You can toggle the selection of one object under the mouse position by pressing CTRL and pressing down <i>the right mouse button</i> . A popup list of what's under the position shows up into which you can toggle the selection.
	Toggle Selection	tion state of one item.
	S	Toggle the selection visibility
Controller	CTRL+I	Show/hide the controller window. It's the Swiss Army Knife of the viewer. From it, you can fine-control the display and inspect almost everything in your design.
Rulers	k, ESC	One stroke on k enters the ruler mode, in which you can draw one ruler. You can exit the ruler mode by pressing ESC. Once in ruler mode, the first click on the <i>left mouse button</i> sets the ruler's starting point and the second click the ruler's end point. The second click exits automatically the ruler mode.
	K	Clears all the drawn rulers
Print	CTRL+P	Currently rather crude. It's a direct copy of what's dis- played in pixels. So the resulting picture will be a little blurred due to anti-aliasing mechanism.
Open/Close	CTRL+O	Opens a new design. The design name must be given without path or extention.
•	CTRL+W	Closes the current viewer window, but does not quit the application.
	CTRL+Q	<i>CTRL</i> + <i>Q</i> quits the application (closing all windows).
Hierarchy	CTRL+Down	Goes one hierarchy level down. That is, if there is an <i>instance</i> under the cursor position, loads its <i>model</i> Cell in place of the current one.
	CTRL+Up	Goes one hierarchy level up. If we have entered the cur- rent model through CTRL+Down reloads the previous model (the one in which this model is instanciated).

Cgt Command Line Options

Appart from the obvious --text options, all can be used for text and graphical mode.

Arguments	Meaning
-t text	Instructs cgt to run in text mode.
-L log-mode	Disables the use of ANSI escape sequence on the tty. Useful when the output is redirected to a file.
-c <cell> cell=<cell></cell></cell>	The name of the design to load, without leading path or extention.
-m <val> margin=<val></val></val>	Percentage <i>val</i> of white space for the placer (ETESIAN).
events-limit= <count></count>	The maximal number of events after which the router will stop. This is mainly a failsafe against looping. The limit is set to 4 millions of iteration which should suffice to any design of <i>100K</i> . gates. For bigger designs you may want to increase this limit.
-G global-route	Runs the global router (KATANA).
-R detailed-route	Runs the detailed router (KATANA).
-s save-design= <routed></routed>	The design into which the routed layout will be saved. It is strongly recommanded to choose a different name from the source (unrouted) design.
stratus-script= <module></module>	Run the Python/Stratus script module. See Python Scripts in Cgt.

Some Examples :

• Run both global and detailed router, then save the routed design :

> cgt -v -t -G -R --cell=design --save-design=design_r

Miscellaneous Settings

Parameter Identifier	Туре	Default			
Verbosity/Log Parameters	<u>,</u>				
misc.info	TypeBool	False			
	Enables display of stream)	info level message (cinfo			
misc.bug	TypeBool	False			
millise.bug	Enables display of stream), messages ca	<i>bug</i> level message (cbug an be a little scarry			
misc.logMode	TypeBool	False			
	If enabled, assumes that the output device is not a tty and suppresses any escape sequences				
misc.verboseLevel1	TypeBool	True			
MISC.VEIDOSELEVEII	First level of verbosity, disables level 2				
misc.verboseLevel2	ТуреВооІ	False			
MISC. VELDOSELEVEIZ	Second level of verbosity				
Development/Debug Parameters					
misc.minTraceLevel	TypeInt	0			
misc.maxTraceLevel	TypeInt	0			
MISC.MAXIIACELEVEI	Displays trace information <i>between</i> those two levels (cdebug stream)				
misc.catchCore	TypeBool	False			
mise.catencore	By default, cgt does not dump core. To generate one set this flag to True				

The Controller

The *Controller* window is composed of seven tabs:

- 1. The Look Tab to select the display style.
- 2. The Filter Tab the hierarchical levels to be displayed, the look of rubbers and the dimension units.
- 3. The Layers&Go Tab to selectively hide/display layers.
- 4. The Netlist Tab to browse through the *netlist*. Works in association with the *Selection* tab.
- 5. The Selection Tab allows to view all the currently selected elements.
- 6. The Inspector Tab browses through either the DataBase, the Cell or the current selection.
- 7. The Settings Tab accesses all the tool's configuration settings.

The Look Tab

You can select how the layout will be displayed. There is a special one Printer.Coriolis specifically designed for Printing & Snapshots. You should select it prior to calling the print or snapshot dialog boxes.

	Allian Allian Allian Allian Ispd G Layou	Layers&Gos es ce.Coriolis [b ce.Coriolis [w ce.Classic [bl ce.Classic [wl Slobal Route t Design	hite] ack]	Selection	Alliance Alliance	Settings Coriolis Look - black background Coriolis Look - white background Classic Look - black background	
	Allian Allian Allian Allian Ispd G Layou	ce.Coriolis [b ce.Coriolis [w ce.Classic [bl ce.Classic [wl Global Route	hite] ack]		Alliance Alliance	Coriolis Look - white background	
	Allian Allian Allian Ispd G Layou	ce.Coriolis [w ce.Classic [bl ce.Classic [w Global Route	hite] ack]		Alliance Alliance	Coriolis Look - white background	
	Allian Allian Ispd G Layou	ce.Classic [bl ce.Classic [w Global Route	ack]		Alliance	-	
	Allian Ispd G Layou	ce.Classic [wi	-			Classic Look - black background	
	lspd G Layou	Global Route	hite]		Alliance		
0	Layou				Amarice	Classic Look - white background	
	-	t Design			ISPD Glo	bal Route Look - black background	
0	Lavou	-			Useful fo	r debugging layout - black backgro	und
	20,00	t Design Whit	te		Useful fo	r debugging layout - white backgro	und
0	Printe	r.Coriolis			Coriolis I	ook for Printers	

The Filter Tab

The filter tab let you select what hierarchical levels of your design will be displayed. Hierarchy level are numbered top-down: the level o corresponds to the top-level cell, the level one to the instances of the top-level Cell and so on.

There are also check boxes to enable/disable the processing of Terminal Cell, Master Cells and Components. The processing of Terminal Cell (hierarchy leaf cells) is disabled by default when you load a hierarchical design and enabled when you load a single Cell.

You can choose what kind of form to give to the rubbers and the type of unit used to display coordinates.

Note



What are Rubbers: HURRICANE uses *Rubbers* to materialize physical gaps in net topology. That is, if some wires are missing to connect two or more parts of net, a *rubber* will be drawn between them to signal the gap.

For example, after the detailed routing no *rubber* should remain. They have been made *very* visible as big violet lines...

				Control	Ier			
Look	Filter	Layers&Gos	Netlist	Selection	Inspector	Settings		
Hiera	archy S	ettings						
Hi	erarchy	Start Level			0			•
Hi	erarchy	Stop Level			99			\$
~	Proce	ss Master Cells	;					
	Proce	ss Terminal Ce	lls					
~	Proce	ss Components	5					
Rubb	oers							
0	Centri	c	•	Barycent	ric	0	Steiner	
-	ut Mod Symbo	e blic (lambda)	🔾 Real (foundry grid	d) 🔾 nano	ometer	micrometer	

The Layers&Go Tab

Control the individual display of all *layers* and *Gos*.

- *Layers* correspond to true physical layers. From a HURRICANE point of view they are all the *BasicLayers* (could be matched to GDSII).
- *Gos* stands from *Graphical Objects*, they are drawings that have no physical existence but are added by the various tools to display extra information. One good exemple is the density map of the detailed router, to easily locate congested areas.

For each layer/Go there are two check boxes:

- The normal one triggers the display.
- The red-outlined allows objects of that layer to be selectable or not.

	Control	ler	~ ^ X
Look Filter Layers&Go	s Netlist Selection	Inspector Settings	
		· · · · ·	
	89	$^{\odot}$	
Viewer	Active Layers	MIM6	Extensions
✓ fallback	🗸 🗹 nWell	topmim6	
✓ rubber	🗸 🗹 pWell	botmim6	
✓ phantom	🗸 🗹 nImplant	Padopen	
✓ boundaries	🗸 🗹 pImplant	🗾 🗹 alucap	
✓ marker	active	Blockages	
grid	🔽 🗹 poly	💓 🗹 🗹 blockagel	
✓ spot	Routing Layers	🔛 🗹 blockage2	
✓ ghost	🔽 🗹 metall	🔛 🗹 blockage3	
✓ text.ruler	🗸 🗸 metal2	🔛 🗹 blockage4	
✓ text.cell	🔽 🗹 metal3	🔛 🗹 blockage5	
text.instance	🗸 🗌 metal4	🔛 🗹 blockage6	
text.component	🔽 🗹 metal5	Knik & Kite	
✓ text.reference	🔽 🗹 metal6	SPL1	
✓ undef	Cuts (VIA holes)	AutoLayer	
	🗸 🗸 cut0	🔄 🗹 gmetalh	
	🗸 🗹 cutl	🖉 🗹 gmetalv	
	🗸 🗸 cut2	🔽 🗹 gcut	
	🗸 🗸 cut3	_	
	🗸 🗸 cut4		
	🗸 🗸 cut5		

The Netlist Tab

The *Netlist* tab shows the list of nets... By default the tab is not *synched* with the displayed Cell. To see the nets you must check the **Sync Netlist** checkbox. You can narrow the set of displayed nets by using the filter pattern (supports regular expressions).

A very useful feature is to enable the **Sync Selection**, which will automatically select all the components of the selected net(s). You can select multiple nets. In the figure the net auxsc35 is selected and is highlighted in the *Viewer*.

				Control	ler				 ~ ^
Net Plugs (0) 2 (1) 1 (2) 1 (3) 1 (2) 2 (3) 1 (2) 2 (3) 1 (4) 2 (5) 3 (4) 3 (5) 3 (5) 3 (5) 3 (5) 3 (5) 3 (5) 3 (5) 3 (5) 3 (5) 3 (5) 3 (5) 3 (5) 3 (5) 3 (5) 3 (5) 3 (5) 3 (5) 3 (6) 2 (7) 2 (7) 2 (7) 2 (7) 2 (7) 2 (7) 2 (7) 1 <	ook Filter	Layers&Gos	Netlist	Selection	Inspector	Set	tings		
e(0) 2 e(1) 1 (2) 1 e(3) 1 uxreg1 2 uxreg2 3 uxreg1 2 uxreg2 3 uxreg1 2 uxreg2 3 uxreg1 2 uxreg2 3 uxreg1 4 uxreg1 3 uxreg2 4 uxreg1 4 uxreg2 3 uxreg2 4 uxreg1 4 uxreg2 4 uxreg2 4 uxreg2 3 uxreg2 4 uxreg2 3 uxreg2 4 uxreg2 3 uxreg2 3 uxreg2 3 uxreg2 3 uxreg2 4 uxreg2 3 uxreg2 3 uxreg2 3 uxreg2 3 uxreg2 4		✓ Sy	nc Netlis	t		✓ Sy	ync Se	lection	
e(0) 2 e(1) 1 (2) 1 e(3) 1 uxreg1 2 uxreg2 3 uxreg1 2 uxreg2 3 uxreg1 2 uxreg2 3 uxreg1 2 uxreg2 3 uxreg1 4 uxreg1 3 uxreg2 4 uxreg1 4 uxreg2 3 uxreg2 4 uxreg1 4 uxreg2 4 uxreg2 4 uxreg2 3 uxreg2 4 uxreg2 3 uxreg2 4 uxreg2 3 uxreg2 3 uxreg2 3 uxreg2 3 uxreg2 4 uxreg2 3 uxreg2 3 uxreg2 3 uxreg2 3 uxreg2 4		Net					21046		
e(2) 1 e(2) 1 e(3) 1 euxreg1 2 euxreg3 3 euxreg4 4 euxsc1 2 euxsc18 3 euxsc28 4 euxsc21 2 euxsc28 4 euxsc26 4 euxsc26 4 euxsc26 4 euxsc26 2 euxsc36 2 euxsc41 4 euxsc42 2 euxsc43 2 euxsc44	a(0)	net		2			cugs	•	
e(3) 1 excreg1 2 excreg2 2 excreg3 3 excreg4 4 excsc1 8 excsc1 3 excsc2 4 excsc2 4 excsc2 4 excsc2 4 excsc2 4 excsc3 2 excsc3 2 excsc4 2 excs	a(1)			1					
auxreg1 2 auxreg2 2 auxreg4 4 auxsc1 8 auxsc1 3 auxsc1 3 auxsc20 4 auxsc21 4 auxsc21 4 auxsc21 4 auxsc21 3 auxsc22 4 auxsc23 3 auxsc36 2 auxsc37 2 auxsc38 2 auxsc31 2 auxsc4 3 auxsc4 4 auxsc4 2 auxsc4 3 auxsc4 3 auxsc4 3 auxsc4 4 auxsc4 3 auxsc4 4 auxsc4 3									_
auxreg3 3 auxrel4 4 auxsc1 2 auxsc1 3 auxsc2 4 auxsc2 4 auxsc2 4 auxsc2 4 auxsc2 4 auxsc2 4 auxsc3 3 auxsc4 2 auxsc4 2 auxsc4 2 auxsc4 2 auxsc4 2 auxsc4 2 auxsc6 2 auxsc4 3 auxsc4 3 auxsc4 3 auxsc4 4 auxsc4 4 auxsc4 4 auxsc4 4 auxsc4 4									
wxrep4 4 wxsc1 8 wxsc16 3 wxsc28 4 wxsc21 4 wxsc22 4 wxsc23 2 wxsc37 2 wxsc4 2 wxsc37 2 wxsc4									
auxscl 8 auxscl 2 auxscl 3 auxscl 4 auxscl 4 auxscl 3 auxscl 2 auxscl 3 auxscl 4 auxscl 4 auxscl 4 auxscl 4 auxscl 4 auxscl 5 auxscl 5 auxscl 5 auxscl 5 auxscl 5									
auxsc16 3 auxsc21 4 auxsc22 4 auxsc23 3 auxsc35 3 auxsc36 2 auxsc37 2 auxsc4 3 auxsc4 3 <td>auxsc1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	auxsc1								
auxsc18 3 auxsc20 4 auxsc22 4 auxsc23 3 auxsc36 2 auxsc37 2 auxsc38 2 auxsc38 2 auxsc4 3									
wxsc21 4 wxsc22 4 wxsc35 3 wxsc36 2 wxsc37 2 wxsc38 2 wxsc44 2 wxsc43 2 wxsc44 2 wxsc45 2 wxsc44 2 wxsc45 2 wxsc4 3									
wxsc22 4 wxsc24 3 wxsc35 3 wxsc36 2 wxsc40 2 wxsc41 4 wxsc42 2 wxsc44 2 wxsc47 2									
BUXSC35 3 BUXSC35 2 BUXSC37 2 BUXSC39 5 BUXSC40 2 BUXSC43 2 BUXSC44 2 BUXSC45 2 BUXSC44 2 BUXSC45 2 BUXSC47 2 BUXSC48 2 BUXSC49 2 BUXSC44 2 BUXSC44 2 BUXSC45 2 BUXSC46 2 BUXSC47 2 BUXSC47 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									
wxsc36 2 wxsc37 2 wxsc39 5 wxsc40 2 wxsc43 2 wxsc44 2 wxsc43 2 wxsc44 2									
auxsc37 2 auxsc38 2 auxsc40 2 auxsc41 4 auxsc43 2 auxsc44 2 verent 2 auxsc44 2 verent 2 verent 2 auxsc44 2 verent 2 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									
suxsc39 5 suxsc40 2 suxsc41 4 suxsc41 2 suxsc44 2	auxsc37			2					
auxsc40 2 auxsc41 4 auxsc43 2 auxsc44 2 Telter pattern:									
auxsc43 2 auxsc44 2 The pattern:									
AUXSC44 2 were Att 7 Filter pattern:									
Filter pattern:									
	auvee/5			2					•

X: 231.51 Y: 79.51

The Selection Tab

The *Selection* tab lists all the components currently selected. They can be filtered thanks to the filter pattern.

Used in conjunction with the *Netlist* **Sync Selection** you will all see all the components part of *net*.

In this list, you can toggle individually the selection of component by pressing the t key. When unselected in this way a component is not removed from the the selection list but instead displayed in red italic. To see where a component is you may make it blink by repeatedly press the t key...

				Control	ler			~ ^ X	
Look	Filter	Layers&Gos	Netlist	Selection	Inspector	Settings			
	Cumula	tive Selection			Show Sele	ction		Clear	
	Cumula	dive Selection		Ŧ	Show Sele	cuon		Clear	
		B-41							
		Path	•			Entit	•		
<routingpad 0l]="" <occurrence<="" [215l="" auxsc35="" td=""><td></td><td>ell addaccu>…</td></routingpad>								ell addaccu>…	
					uxsc35 gmeta	-	-		
							51] [2101 601	l] 2l>	
					IXSC35 VIA23	•	•		
						-	601] [2101 6	601] 2L>	
				-	35 sum_3.i1				
	<routingpad 0l]="" <cell="" <occurrence="" [160l="" addaccu="" auxsc35=""></routingpad>							ell addaccu>…	
	<pre><contact 1lx1l="" 60l]="" [210l="" auxsc35="" via23=""> </contact></pre> <pre></pre> <pre></pre> <pre></pre> <pre>Contact auxsc35 VIA12 [215L 15L] 1lx1L></pre>								
						•	-		
					IXSC35 VIA12	•	•		
							151] [2151 1	51] 21>	
				-	c35 auxsc5θ.				
				-	•	-		ell addaccu>…	
					-	•	751] 2.51x51		
						•	151] [2101]	ISU] 2L>	
					IXSC35 VIA12	-	J IIXII>		
				-	c35 auxsc35.		1 2511 2 51.0		
				<net auxsc3<="" td=""><td>-</td><td>act [212.5</td><td>l 251] 2.51x5</td><td>1.2</td></net>	-	act [212.5	l 251] 2.51x5	1.2	
				<net auxsc<="" td=""><td>5></td><td></td><td></td><td></td></net>	5>				
<u>F</u> ilt	er patter	n:							

The Inspector Tab

This tab is very useful, but mostly for CORIOLIS developpers. It allows to browse through the live DataBase. The *Inspector* provides three entry points:

- **DataBase**: Starts from the whole HURRICANE DataBase.
- Cell: Inspects the currently loaded Cell.
- Selection: Inspects the object currently highlighted in the Selection tab.

Once an entry point has been activated, you may recursively expore all its fields using the right/left arrows.




Note

Do not put your fingers in the socket: when inspecting anything, do not modify the DataBase. If any object under inspection is deleted, you will crash the application...



Note

Implementation Detail: the inspector support is done with Slot, Record and getString().



Object Attribute Value _propertySet std::set <element>:3 Library <library working=""> Name addaccu Instances <intrusivemap 71=""> QuadTree <quadtree 71=""> StaveInstances <intrusivemap 72=""> Name Value StaveInstances <intrusivemap 72=""> StaveInstances <intrusivemap 72=""> StaveInstances <intrusivemap 52=""> Pins <intrusivemap 10=""> Markers <intrusivemap 10=""> Markers <intrusivemap 10=""> Markers <intrusivemap 10=""> Markers <intrusivemap 10=""> BoundingBox <box 01="" 2251="" 4001=""> BoundingBox <box -11="" 0.51="" 01="" 225.51="" 4011=""> isFlattenLeaf False ister pattern: </box></box></intrusivemap></intrusivemap></intrusivemap></intrusivemap></intrusivemap></intrusivemap></intrusivemap></intrusivemap></intrusivemap></quadtree></intrusivemap></library></element>	k	Filter	Layers&Gos	Netlist	Selection	Inspector	Settings	
Object Attribute Value _propertySet std::set <element>:3 Library <library working=""> Name addacu Instances <intrusivemap 71=""> QuadTree <quadtree 71=""> SlaveInstances <intrusiveset empty=""> Nets <intrusivemap 52=""> Pins <intrusivemap 10=""> Markers <intrusivemap 10=""> SlaveInstances <intrusivemap 10=""> StaveInstances <intrusivemap 10=""> SlaveInstances <intrusivemap 10=""> SlaveInstances <intrusivemap 10=""> SlaveInstances <intrusiveset empty=""> SlaveInstances Site SlaveInstanetempty</intrusiveset></intrusiveset></intrusiveset></intrusiveset></intrusiveset></intrusiveset></intrusiveset></intrusiveset></intrusiveset></intrusiveset></intrusivemap></intrusivemap></intrusivemap></intrusivemap></intrusivemap></intrusivemap></intrusivemap></intrusiveset></quadtree></intrusivemap></library></element>					<cell a<="" td=""><td>ddaccu: 👻</td><td></td></cell>	ddaccu: 👻		
Object Attribute Value _propertySet std::set <element>:3 Library <library working=""> Name addacu Instances <intrusivemap 71=""> QuadTree <quadtree 71=""> SlaveInstances <intrusiveset empty=""> Nets <intrusivemap 52=""> Pins <intrusivemap 10=""> Markers <intrusivemap 10=""> SlaveInstances <intrusivemap 10=""> StaveInstances <intrusivemap 10=""> SlaveInstances <intrusivemap 10=""> SlaveInstances <intrusivemap 10=""> SlaveInstances <intrusiveset empty=""> SlaveInstances Site SlaveInstanetempty</intrusiveset></intrusiveset></intrusiveset></intrusiveset></intrusiveset></intrusiveset></intrusiveset></intrusiveset></intrusiveset></intrusiveset></intrusivemap></intrusivemap></intrusivemap></intrusivemap></intrusivemap></intrusivemap></intrusivemap></intrusiveset></quadtree></intrusivemap></library></element>								
itter pattern: std::set <element>:3 Library <library working=""> Name addaccu Instances <intrusivemap 71=""> QuadTree <quadtree 71=""> SlaveInstances <instrusiveset empty=""> Nets <intrusivemap 52=""> Pins <intrusivemap 1=""> Slices <intrusivemap 1=""> Slices <intrusivemap 10=""> Markers <instrusiveset empty=""> SlaveEntityMap const std::multimap<element>:0 AbutmentBox <box 01="" 2251="" 4001=""> BoundingBox <box -0.51="" -11="" 225.51="" 4011=""> isTerminal False isFLattenLeaf False isFLattenLeaf Selection Inspector Settings <v></v></box></box></element></instrusiveset></intrusivemap></intrusivemap></intrusivemap></intrusivemap></instrusiveset></quadtree></intrusivemap></library></element>	0:	<tople< td=""><td>velSlot></td><td></td><td></td><td></td><td></td></tople<>	velSlot>					
Library <library working=""> Name addaccu Instances <intrusivemap 71=""> QuadTree <quadtree 71=""> StaveInstances <instrusiveset empty=""> Nets <intrusivemap 52=""> Pins <intrusivemap 10=""> Markers <intrusivemap 10=""> Markers <instrusiveset empty=""> StaveEntityMap const std::multimay<element>:0 AbutmentBox <box 01="" 2251="" 4001=""> BoundingBox <box -="" 0.51="" 11="" 225.51="" 4011=""> isTerminal False isFlattenLeaf False ilter pattern: volta Selection Inspector Selection Inspector Settings</box></box></element></instrusiveset></intrusivemap></intrusivemap></intrusivemap></instrusiveset></quadtree></intrusivemap></library>		0bj ed	t Attribut	e *			Value	
Name addaccu Instances <intrusivemap 71=""> QuadTree <quadtree 71=""> StaveInstances <instrusiveset empty=""> Nets <instrusivemap 52=""> Pins <intrusivemap 52=""> Pins <intrusivemap 10=""> Markers <instrusiveset empty=""> StaveEntityMap const std::multimap<element>:0 AbutmentBox <box 01="" 2251="" 4001=""> BoundingBox <box -0.51="" -11="" 225.51="" 4011=""> isTerminal False isFlattenLeaf False ilter pattern: Controller Controller // Control</box></box></element></instrusiveset></intrusivemap></intrusivemap></instrusivemap></instrusiveset></quadtree></intrusivemap>	_pr	opertyS	et		<pre>std::set<el< pre=""></el<></pre>	ement>:3		
Instances <intrusivemap 71=""> QuadTree <quadtree 71=""> SlaveInstances <instrusiveset empty=""> Nets <intrusivemap 52=""> Pins <intrusivemap 1=""> Slices <intrusivemap 10=""> Markers <instrusiveset empty=""> SlaveEntityMap const std::multimap<element>:0 AbutmentBox <box 01="" 2251="" 4001=""> BoundingBox <box -0.51="" -11="" 225.51="" 4011=""> isTerminal False isFlattenLeaf False ilter pattern: Controller</box></box></element></instrusiveset></intrusivemap></intrusivemap></intrusivemap></instrusiveset></quadtree></intrusivemap>	Lib	rary			<library td="" wo<=""><td>rking></td><td></td></library>	rking>		
QuadTree <quadtree 71=""> SlaveInstances <instrusiveset empty=""> Nets <intrusivemap 52=""> Pins <intrusivemap 1=""> Slices <intrusivemap 10=""> Markers <instrusiveset empty=""> SlaveEntityMap const std::multimap<element>:0 AbutmentBox <box 01="" 2251="" 4001=""> BoundingBox <box -="" -0.51="" 11="" 225.51="" 4011=""> isTerminal False isFlattenLeaf False ikter pattern: Controller ok Filter Layers&Gos Netlist Selection Inspector Obisabled></box></box></element></instrusiveset></intrusivemap></intrusivemap></intrusivemap></instrusiveset></quadtree>	Nam	e			addaccu			
SlaveInstances <instrusiveset empty=""> Nets <instrusivemap 52=""> Pins <intrusivemap 1=""> Slices <intrusivemap 10=""> Markers <instrusiveset empty=""> SlaveEntityMap Const std::multimapeElement>:0 AbutmentBox <box 01="" 2251="" 4001=""> BoundingBox <box -0.51="" -11="" 225.51="" 4011=""> isTerminal False isFlattenLeaf False ilter pattern: Controller </box></box></instrusiveset></intrusivemap></intrusivemap></instrusivemap></instrusiveset>	Ins	tances			<intrusive< td=""><td>lap 71></td><td></td></intrusive<>	lap 71>		
Nets <intrusivemap 52=""> Pins <intrusivemap 1=""> Slices <intrusivemap 10=""> Markers <instrusiveset empty=""> SlaveEntityMap const std::multimap<element>:0 AbutmentBox <box 01="" 2251="" 4001=""> BoundingBox <box -="" -0.51="" 11="" 225.51="" 4011=""> isTerminal False isFlattenLeaf False ikter pattern: Controller ok Filter Layers&Gos Netlist Selection Inspector Oisabled></box></box></element></instrusiveset></intrusivemap></intrusivemap></intrusivemap>	Qua	dTree			<quadtree 7<="" td=""><td>1></td><td></td></quadtree>	1>		
Pins <intrusive 1="" lap=""> Slices <intrusive 10="" lap=""> Markers <instrusiveset empty=""> SlaveEntityMap const std::multimap<element>:0 AbutmentBox <box 01="" 2251="" 4001=""> BoundingBox <box -0.51="" -11="" 225.51="" 4011=""> isTerminal False isFlattenLeaf False ilter pattern: ok Filter Layers&Gos Netlist Selection Inspector Selection Inspector</box></box></element></instrusiveset></intrusive></intrusive>	Sla	veInsta	nces		<instrusive< td=""><td>Set empty></td><td></td></instrusive<>	Set empty>		
Slices <intrusivenap 10=""> Markers <instrusiveset empty=""> SlaveEntityMap const std::multimap<element>:0 AbutmentBox <box 01="" 2251="" 4001=""> BoundingBox <box -0.51="" -11="" 225.51="" 4011=""> isTerminal False isFlattenLeaf False ilter pattern: Controller</box></box></element></instrusiveset></intrusivenap>	Net	s			<intrusive< td=""><td>lap 52></td><td></td></intrusive<>	lap 52>		
Markers <instrusiveset empty=""> SlaveEntityNap const std::multimap<element>:0 AbutmentBox <box 01="" 2251="" 4001=""> BoundingBox <box -0.51="" -11="" 225.51="" 4011=""> isTerminal False isFlattenLeaf False ilter pattern: controller ok Filter Layers&Gos Netlist Selection Inspector Settings</box></box></element></instrusiveset>	Pin	S			<intrusive< td=""><td>lap 1></td><td></td></intrusive<>	lap 1>		
SlaveEntityMap const std::multimap <element>:0 AbutmentBox <box 01="" 2251="" 4001=""> BoundingBox <box -0.51="" -11="" 225.51="" 4011=""> isTerminal False isFlattenLeaf False ilter pattern: Controller <v bk Filter Layers&Gos Netlist Selection Inspector Settings <disabled></disabled></v </box></box></element>	Sli	ces			<intrusivemap 10=""></intrusivemap>			
AbutmentBox 	Mar	kers			<instrusiveset empty=""></instrusiveset>			
BoundingBox 	Sla	veEntit	уМар		<pre>const std::multimap<element>:0</element></pre>			
isTerminal False isFlattenLeaf False ilter pattern: Controller V V ok Filter Layers&Gos Netlist Selection Inspector Settings <disabled></disabled>	Abu	tmentBo	x		<box 01="" 2251="" 4001=""></box>			
isFlattenLeaf False ilter pattern: Controller v / k Filter Layers&Gos Netlist Selection Inspector Settings <disabled></disabled>	Bou	ndingBo	x		<box -0.51="" -11="" 225.51="" 4011=""></box>			
ilter pattern: Controller ✓ / ok Filter Layers&Gos Netlist Selection Inspector Settings Oisabled>	isTerminal				False			
ok Filter Layers&Gos Netlist Selection Inspector Settings	isF	lattenL	eaf		False			
ok Filter Layers&Gos Netlist Selection Inspector Settings								
ok Filter Layers&Gos Netlist Selection Inspector Settings <disabled></disabled>	ilte	r patter	n:					
ok Filter Layers&Gos Netlist Selection Inspector Settings <disabled></disabled>					Control	lor		
<disabled></disabled>								
	ok	Filter	Layers&Gos	Netlist			Settings	

	<cell addaccu=""> <selection></selection></cell>	
0: <toplevelslot></toplevelslot>		
Object Attribute	• Valu	e
_propertySet	<pre>std::set<element>:1</element></pre>	
_technology	<technology alliance=""></technology>	
_rootLibrary	<library rootlibrary=""></library>	
DbU::precision	2	

The Settings Tab

Here comes the description of the Settings tab.

	Controller v ^ X										
Look	Filt	ter	Layers&	Gos	Netlist	Select	ion	Inspector	Settings		
М	isc.	Maul	ka Kite	St	ratusl						
P	Miscellaneous										
			Verb	ose	~			Catch	Core Dun	nps	
		Ve	ery Verb	ose					Trace Le	vel 1000	
			Show	nfo	×						
		Out	put is a [·]	TTY							
P	rint/	Snap	shot Pa	rame	eters						
			Paper S	Size	A4	•		Printer/Sr	napshot Mo	ode Cell Mode	•
							A	pply			

Python Interface for HURRICANE / CORIOLIS

The (almost) complete interface of HURRICANE is exported as a PYTHON module and some parts of the other components of CORIOLIS (each one in a separate module). The interface has been made to mirror as closely as possible the C++ one, so the C++ doxygen documentation could be used to write code with either languages.

Summary of the C++ Documentation

A script could be run directly in text mode from the command line or through the graphical interface (see Python Scripts in Cgt).

Aside for this requirement, the python script can contain anything valid in PYTHON, so don't hesitate to use any package or extension.

Small example of Python/Stratus script:

```
from Hurricane import *
from Stratus import *
def doSomething ():
    # ...
    return
def ScriptMain ( **kw ):
  editor = None
  if kw.has_key('editor') and kw['editor']:
   editor = kw['editor']
   stratus.setEditor( editor )
  doSomething()
  return
if __name__ == "__main__" :
  kw
             = { }
            = ScriptMain( **kw )
  success
  shellSuccess = 0
  if not success: shellSuccess = 1
  sys.exit( shellSuccess )
      ScriptMain ()
```

This typical script can be executed in two ways:

1. Run directly as a PYTHON script, thanks to the

if _____name___ == "___main___" :

part (this is standart PYTHON). It is a simple adapter that will call **ScriptMain()**.

Through cgt, either in text or graphical mode. In that case, the ScriptMain() is directly called trough a sub-interpreter. The arguments of the script are passed through the **kw dictionnary.

**kw Dictionnary					
Parameter Key/Name	Contents type				
'cell'	A Hurricane cell on which to work. Depending on the context, it may be None. For example, when run from cgt , the cell currently loaded in the viewer, if any.				
'editor'	The viewer from which the script is run, when lauched through cgt .				

Plugins

Plugins are PYTHON scripts specially crafted to integrate with **cgt**. Their entry point is a **ScriptMain()** method as described in Python Interface to Coriolis. They can be called by user scripts through this method.

Chip Placement

Automatically performs the placement of a complete chip. This plugin, as well as the other P&R tools expect a specific top-level hierarchy for the design. The top-level hierarchy must contain the instances of all the I/O pads and **exactly one** instance named corona of an eponym cell corona. The corona cell in turn contains the instance of the chip's core model.

The intermediate corona hierarchical level has been introduced to handle the possible decoupling between real I/O pads supplied by a foundry and a symbolic core. So the *chip* level contains only real layout and the corona and below only symbolic layer.




Note

This does not prevent having a design either fully symbolic (pads and core) or fully real.

Ź	

Note

The corona also avoids the router to actually have to manage directly the pads which simplify its configuration and besides avoid to have the pads stuffed with blockages.



The designer must provide a configuration file that defines the rules for the placement of the top-level hierarchy (that is, the pads and the core). This file must be named after the chip's name, by appending _ioring.py (obviously, it is a PYTHON file). For instance if the chip netlist file is called amd2901.vst, then the configuration file must be named amd2901_ioring.vst.

Example of chip placement configuration file (for AM2901):

from helpers import l	u, n	
<pre>chip = \ { 'pads.ioPadGauge' , 'pads.south'</pre>	: ['p_a3' , 'p_a2' , 'p_a1' , 'p_vddick0', 'p_vssick0', 'p_a0'	, 'p_r0' , 'p_i6'
, 'pads.east'	<pre>, 'p_i8' , 'p_i7' , 'p_r3' : ['p_zero' , 'p_i0' , 'p_i1' , 'p_vddeck0', 'p_vsseck0', 'p_q3' , 'p_b1' , 'p_b2' , 'p_b3'</pre>	, 'p_i2' , 'p_b0'
, 'pads.north'	<pre>; ['p_noe' , 'p_y3' , 'p_y2' , 'p_y0' , 'p_vddeck1', 'p_vsseck1' , 'p_ovr' , 'p_cout' , 'p_ng'</pre>	, 'p_y1' ', 'p_np'
, 'pads.west'	: ['p_cin' , 'p_i4' , 'p_i5' , 'p_ck' , 'p_d0' , 'p_d1' , 'p_d3' , 'p_q0' , 'p_f3'	, 'p_i3' , 'p_d2']
<pre>, 'core.size' , 'chip.size' , 'chip.clockTree' }</pre>	: (1(1500), 1(1500)) : (1(3000), 1(3000)) : True	

The file must contain one dictionnary named chip.

Chip Dictionnary	
Parameter Key/Name	Value/Contents type
'pad.ioPadGauge'	The routing gauge to use for the pad. Must be given as it differs from the one used to route inside the core
'pad.south'	Ordered list (left to right) of pad instance names to put on the south side of the chip
'pad.east'	Ordered list (down to up) of pad instance names to put on the east side of the chip
'pad.north'	Ordered list (left to right) of pad instance names to put on the north side of the chip
'pad.west'	Ordered list (down to up) of pad instance names to put on the west side of the chip
'core.size'	The size of the core (to be used by the placer)
'chip.size'	The size of the whole chip. The sides must be large enough to accomodate all the pads
'chip.clockTree'	Whether to generate a clock tree or not. This calls the Clock- Tree plugin

Configuration parameters, defaults are defined in etc/coriolis2/<STECHNO>/plugins.conf.

Parameter Identifier	Туре	Default						
Chip Plugin Parameters	Chip Plugin Parameters							
chip.block.rails.count	TypeInt	5						
	The minimum number of rails around the core							
	block. Must be odd and above 5. One rail for the							
	clock and at least two pairs of po							
chip.block.rails.hWidth	TypeInt	12 λ						
	The horizontal width of the rails							

... continued on next page

Parameter Identifier	Туре	Default	
chip.block.rails.vWidth	TypeInt	12 λ	
chip.biock.tatis.vwidth	The vertical width of t	he rails	
chip.block.rails.hSpacing	TypeInt	6 λ	
chip.block.falls.hspacing	The spacing, <i>edge to edge</i> of two adjacent horizontal rails		
chip.block.rails.vSpacing	TypeInt	6 λ	
chip.biock.tails.vspacing	The spacing, <i>edge to edge</i> of two adjacent vertical rails		



Note

If no clock tree is generated, then the clock rail is *not* created. So even if the requested number of rails chip.block.rails.count is, say 5, only four rails (2* power, 2* ground) will be generated.

Clock Tree

Inserts a clock tree into a block. The clock tree uses the H strategy. The clock net is splitted into sub-nets, one for each branch of the tree.

- On **chip** design, the sub-nets are created in the model of the core block (then transhierarchically flattened to be shown at chip level).
- On **blocks**, the sub nets are created directly in the top block.
- The sub-nets are named according to a simple geometrical scheme. A common prefix ck_htree, then one postfix by level telling on which quarter of plane the sub-clock is located:
 - 1. _b1: bottom left plane quarter.
 - 2. _br: bottom right plane quarter.
 - 3. _tl: top left plane quarter.
 - 4. _tr: top right plane quarter.

We can have ck_htree_bl, ck_htree_bl_bl, ch_htree_bl_tl and so on.

The clock tree plugin works in four steps:

- 1. Builds the clock tree: creates the top-block abutment box, computes the required levels of H tree and places the clock buffers.
- 2. Once the clock buffers are placed, calls the placer (ETESIAN) to place the ordinary standard cells, whithout disturbing clock H-tree buffers.
- 3. At this point we know the exact positions of all the DFFs, so we can connect them to the nearest H-tree leaf clock signal.
- 4. Leaf clock signals that are not connected to any DFFs are removed.

Netlist reorganisation:

- Obviously the top block or chip core model netlist is modified to contain all the clock subnets. The interface is *not* changed.
- If the top block contains instances of other models *and* those models contain DFFs that get re-connected to the clock sub-nets (from the top level): Changes both the model netlist and interface to propagate the relevant clock sub-nets to the instanciated model. The new model with the added clock signal is renamed with a _cts suffix. For example, the subblock model ram.vst will become ram_cts.vst.



Note

If you are to re-run the clock tree plugin on a netlist, be careful to erase any previously generated _cts file (both netlist and layout: rm $*_cts.{ap,vst}$). And restart **cgt** to clear its memory cache.

Configuration parameters, defaults are defined in etc/coriolis2/<STECHNO>/plugins.conf.

Parameter Identifier	Туре	Default						
ClockTree Plugin Parameters	ClockTree Plugin Parameters							
clockTree.minimumSide	TypeInt	300 λ						
	The minimum size below which the clock tree will stop to perform quadri-partitions							
clockTree.buffer	TypeString buf_x2							
	The buffer model to use to drive sub-nets							

Recursive-Save (RSave)

Performs a recursive top down save of all the models from the top cell loaded in **cgt**. Forces a write of any non-terminal model. This plugin is used by the clock tree plugin after the netlist clock sub-nets creation.

A Simple Example: AM2901

To illustrate the capabilities of CORIOLIS tools and PYTHON scripting, a small example, derived from the ALLIANCE **AM2901** is supplied.

This example contains only the synthetized netlists and the **doChip.py** script which perform the whole P&R of the design.

You can generate the chip using one of the following methods:

1. Command line mode: directly run the script:

```
dummy@lepka:AM2901> ./doChip -V --cell=amd2901
```

2. Graphic mode: launch cgt, load chip netlist amd2901 (the top cell) then run the PYTHON script doChip.py.



Note

Between two consecutive run, be sure to erase the netlist/layout generated: dummy@lepka:AM2901> rm *_cts*.vst *.ap