



Sorbonne Université

LIP6 Laboratory

CORIOLIS

User's Guide

Jean-Paul CHAPUT Jean-Paul.Chaput@lip6.fr



This work is licensed under a Creative Commons Attribution-NonCommercial-ShareALike 4.0 International License. Creative Commons License creativecommons.org/licenses/by-nc-sa/4.0/

Contents

Credits & License
Complete Design Flow & Examples
Installation
Fixed Directory Tree
Building Coriolis
The actively developed branch
Installing on REDHAT or compatible distributions
Building a Debug Enabled Version
Installing on DEBIAN 9, UBUNTU 18 or compatible distributions 9
Additionnal Requirement under MACOS
CORIOLIS & Docker
Packaging Coriolis
Hooking up into Alliance
Setting up the Environment (coriolisEnv.py)
CGT - The Graphical Interface
Viewer & Tools
STRATUS Netlist Capture
The HURRICANE Data-Base 12
Synthetizing and loading a design
Etesian Placer
Katana Global Router
Katana Detailed Router
Executing Python Scripts in Cgt
Printing & Snapshots
Memento of Shortcuts in Graphic Mode
Cgt Command Line Options
Miscellaneous Settings
The Controller
The Look Tab
The Filter Tab
The Layers&Go Tab
The Netlist Tab
The Selection Tab
The Inspector Tab
The Settings Tab

CORIOLIS is a set of tools for VLSI backend. It's main features are :

- An analytic placer ETESIAN (based on COLOQUINTE).
- A router KATANA for digital designs. An extension toward mixed design is currently under development.
- PYTHON fast prototyping capabilities and layout procedural description.

CORIOLIS is a replacement of the ALLIANCE place and route tools.

Credits & License

HURRICANE	Rémy Escassut & Christian Masson
Etesian	Gabriel Gouvine
Stratus	Sophie BELLOEIL
KATANA (global)	Damien Dupuis
KATANA (detailed), UNICORN	Jean-Paul Снарит

The HURRICANE data-base is copyright© BULL 2000-2019 and is released under the terms of the LGPL license. All other tools are copyright© UPMC 2008-2018, SORBONNE UNIVERSITÉ 2018-2019 and released under the GPL license.

Others important contributors to CORIOLIS are Christophe ALEXANDRE, Roselyne CHOTIN, Hugo CLEMENT, Marek SROKA and Wu YIFEI.

The KATANA router makes use of the FLUTE software, which is copyright[©] Chris C. N. CHU from the lowa State University (http://home.eng.iastate.edu/~cnchu/).

Complete Design Flow & Examples

While CORIOLIS can be used stand-alone, it is in fact part of a more complete design flow build upon YOSYS and ALLIANCE. In addition, a set of demos and examples are supplied in the repository alliance-check-toolkit.

• YOSYS:http://www.clifford.at/yosys/

An **rpm** packaged version is available here:

https://ftp.lip6.fr/pub/linux/distributions/slsoc/soc/7/addons/x86_ 64/repoview/yosys.html

- Alliance: https://www-soc.lip6.fr/equipe-cian/logiciels/alliance/
- alliance-check-toolkit git repository:

https://www-soc.lip6.fr/git/alliance-check-toolkit.git/

Installation

	-	1	1	[
	1	Ζ	4	
-	-	Ξ	I	
	4	Į	Ľ	

Note

Note

As the sources are being released, the binary packaging is dropped. You may still find (very) old versions here: http://asim.lip6.fr/pub/coriolis/2.0.

In a nutshell, building source consists in pulling the **git** repository then running the **ccb** installer.

7

The documentation is already generated and commited in the **git** tree. You may not install the additional prerequisites for the documentation. By default the documentation is not generated, just installed by **ccb**. If you really want to re-generate it, add the --doc flag to **ccb**.

Main building prerequisites:

- cmake
- C++11-capable compiler
- BFD library (provided through binutils).
- RapidJSON
- python2.7
- boost
- libxml2
- bzip2
- yacc & lex
- Qt 4 or Qt 5
- PyQt 4 or PyQt 5
- Qwt 6

Building documentation prerequisites:

doxygen

- latex
- python-docutils (for reStructuredText)
- pelican

The following libraries get directly bundled with CORIOLIS:

- LEF/DEF (from Si2)
- FLUTE (from Chris C. N. Chu)

For other distributions, refer to their own packaging system.

Fixed Directory Tree

In order to simplify the work of the **ccb** installer, the source, build and installation tree is fixed. To successfully compile CORIOLIS you must follow it exactly. The tree is relative to the home directory of the user building it (note \sim / or \$HOME/). Only the source directory needs to be manually created by the user, all others will be automatically created either by **ccb** or the build system.

Sources	
Sources root	~/coriolis-2.x/src
under git	~/coriolis-2.x/src/coriolis
Architecture Dependa	ant Build
•	
Linux, SL 7, 64b	~/coriolis-2.x/Linux.el7_64/Release.Shared/build/ <tool></tool>
Linux, SL 6, 32b	~/coriolis-2.x/Linux.slsoc6x/Release.Shared/build/ <tool></tool>
Linux, SL 6, 64b	~/coriolis-2.x/Linux.slsoc6x_64/Release.Shared/build/ <tool></tool>
Linux, Fedora, 64b	~/coriolis-2.x/Linux.fc_64/Release.Shared/build/ <tool></tool>
Linux, Fedora, 32b	~/coriolis-2.x/Linux.fc/Release.Shared/build/ <tool></tool>
FreeBSD 8, 32b	~/coriolis-2.x/FreeBSD.8x.i386/Release.Shared/build/ <tool></tool>
FreeBSD 8, 64b	~/coriolis-2.x/FreeBSD.8x.amd64/Release.Shared/build/ <tool></tool>
Windows 7, 32b	~/coriolis-2.x/Cygwin.W7/Release.Shared/build/ <tool></tool>
Windows 7, 64b	~/coriolis-2.x/Cygwin.W7_64/Release.Shared/build/ <tool></tool>
Windows 8.x, 32b	~/coriolis-2.x/Cygwin.W8/Release.Shared/build/ <tool></tool>
Windows 8.x, 64b	~/coriolis-2.x/Cygwin.W8_64/Release.Shared/build/ <tool></tool>
Architecture Dependa	ant Install
Linux, SL 6, 32b	~/coriolis-2.x/Linux.slsoc6x/Release.Shared/install/
FHS Compliant Struct	ure under Install
Binaries	/install/bin
Libraries (Python)	/install/lib
Include by tool	/install/include/coriolis2/ <project>/<tool></tool></project>
Configuration files	/install/etc/coriolis2/
Doc, by tool	/install/share/doc/coriolis2/en/html/ <tool></tool>



Note

Alternate build types: the Release.Shared means an optimized build with shared libraries. But there are also available Static instead of Shared and Debug instead of Release and any combination of them.

Static does not work because I don't know yet to mix statically linked binaries and Python modules (which must be dynamic).

Building Coriolis

The actively developed branch

The **devel_anabatic** branch is now closed and we go back to a more classical scheme where **master** is the stable version and **devel** the development one.

The CORIOLIS git repository is https://www-soc.lip6.fr/git/coriolis.git



Note

Again, the **devel_anabatic** branch is now closed. Please revert to **devel** or **master**.

°
-

Note

As it is now possible to mix PYQT widget with CORIOLIS ones, it is simpler for us to revert to QT 4 only. Our reference os being RHEL 7, there is no compatible PYQT5 build compatible with their QT 5 version (we fall short of one minor, they provides QT 5.9 were we need at least QT 5.10).

1	-	4	1	S,	i.	
Ľ	0	_	_		1	
L	Ē		Ì	Z	l	
L	5	þ	6	-	П	
	-	-	-	_		

Note

Under RHEL 7 or clones, they upgraded their version of QT 4 (from 4.6 to 4.8) so the *diagonal line* bug no longer occurs. So we can safely use the default system QT again.

Installing on REDHAT or compatible distributions

1. Install or check that the required prerequisites are installed :

The packages qwt and qwt-devel are not provided by any standard repository (like EPEL). You may download them from the LIP6 Addons Repository Then run:

You may also install them directly (whithout an intermediate download):

```
dummy@lepka:~> yum install -y http://ftp.lip6.fr/pub/linux/distributions/slso
http://ftp.lip6.fr/pub/linux/distributions/slso
```

2. Install the unpackaged prerequisites. Currently, only RapidJSON.

```
dummy@lepka:~> mkdir -p ~/coriolis-2.x/src/support
dummy@lepka:support> cd ~/coriolis-2.x/src/support
dummy@lepka:support> git clone http://github.com/miloyip/rapidjson
```

3. Create the source directory and pull the **git** repository:

```
dummy@lepka:~> mkdir -p ~/coriolis-2.x/src
dummy@lepka:src> cd ~/coriolis-2.x/src
dummy@lepka:src> git clone https://www-soc.lip6.fr/git/coriolis.git
```

4. Build & install:

Note

Pre-generated documentation will get installed by the previous command. Only if you did made modifications to it you need to regenerate it with:



We need to perform a separate installation of the documentation because it does not support to be generated with a parallel build. So we compile & install in a first stage in -j4 (or whatever) then we generate the documentation in -j1

Under RHEL6 or clones, you must build using the **devtoolset**, the version is to be given as argument:

If you want to use Qt 5 instead of Qt 4, modify the previous steps as follows:

• At step 1, do not install the QT 4 related development package (qt4-devel), but instead:

```
dummy@lepka:~> yum install -y qt5-qtbase-devel qt5-qtsvg-devel
```

The package qwt-qt5-devel and it's dependency qwt-qt5 are not provided by any standard repository (like EPEL). You may download them from the LIP6 Addons Repository Then run:

- At **step 4**, add a --qt5 argument to the ccb.py command line.
- The PYTHON scripts that make use of PYQT in crlcore and cumulus must be edited to import PyQt5 instead of PtQt4 (should find a way to automatically switch between the two of them).

The complete list of **ccb** functionalities can be accessed with the --help argument. It also may be run in graphical mode (--gui).

Building a Debug Enabled Version

The Release.Shared default version of the CORIOLIS is built stripped of symbols and optimized so that it makes analysing a core dump after a crash difficult. In the (unlikely) case of a crash, you may want to build, alongside the optimized version, a debug one which allows forensic examination by **gdb** (or **valgrind** or whatever).

Run again ccb.py, adding the --debug argument:

As **cgt** is a PYTHON script, the right command to run **gdb** is:

dummy@lepka:work> gdb python core.XXXX

Installing on DEBIAN 9, UBUNTU 18 or compatible distributions

First, install or check that the required prerequisites are installed:

```
dummy@lepka:~> sudo apt-get install -y build-essential binutils-dev
                                          git cmake bison flex gcc python-dev
                                          libboost-all-dev libboost-python-dev
                                          zliblq-dev libxml2-dev rapidjson-dev libb:
To use with Qt 4:
```

```
dummy@lepka:~> sudo apt-get install -y gt4-dev-tools libgwt-dev python-gt4
```

To use with Qt 5:

```
dummy@lepka:~> sudo apt-get install -y qtbase5-dev libqt5svg5-dev libqwt-qt5-dev
                                       python-pyqt5
```



Note

Do not install both versions of Qwt (for Qt 4 and Qt 5), this will confuse the installer and end up with a non functional software (it uses the headers from one Qt and libraries from the other version).

Second step is to create the source directory and pull the **git** repository:

```
dummy@lepka:~> mkdir -p ~/coriolis-2.x/src
dummy@lepka:src> cd ~/coriolis-2.x/src
dummy@lepka:src> git clone https://www-soc.lip6.fr/git/coriolis.git
```

Third and final step, build & install:

```
dummy@lepka:src> cd coriolis
dummy@lepka:coriolis> git checkout devel
dummy@lepka:coriolis> ./bootstrap/ccb.py --project=coriolis \
                                         --make="-j4 install"
```

Additionnal Requirement under MACOS

CORIOLIS makes use of the **boost** : : python module, but the MACPORTS boost seems unable to work with the PYTHON bundled with MACOS. So you have to install both of them from MACPORTS:

```
dummy@macos:~> port install boost +python27
dummy@macos:~> port select python python27
dummy@macos:-> export DYLD_FRAMEWORK_PATH=/opt/local/Library/Frameworks
```

The last two lines tell MACOS to use the PYTHON from MACPORTS and not from the system. Then proceed with the generic install instructions.

CORIOLIS & Docker

Under bootstrap/docker/ scripts and configuration files are provided that allow to rebuild ALLIANCE and CORIOLIS and perform the regression tests of alliance-check-toolkit. You may have a look at the Dockerfile.system configuration file to see exactly how to setup a vanilla system to build CORIOLIS.

To run the docker tests, call the dockerManage.sh scripts with the relevant arguments:

```
ego@home:debian-9> ../../dockerManage.sh -scb
                                                 # build system, coriolis & bas
ego@home:debian-9> ../../dockerManage.sh -r
                                                 # run the bash image.
ego@home:debian-9> ../../dockerManage.sh --remove # clear all images.
```

Packaging Coriolis

Packager should not use ccb, instead bootstrap/Makefile.package is provided to emulate a top-level autotool makefile. Just copy it in the root of the CORIOLIS git repository (~/corriolis-2.x/src/coriolis/) and build.

Sligthly outdated packaging configuration files can also be found under bootstrap/:

- bootstrap/coriolis2.spec.in for **rpm** based distributions.
- bootstrap/debian for DEBIAN based distributions.

Hooking up into ALLIANCE

CORIOLIS relies on ALLIANCE for the cell libraries. So after installing or packaging, you must configure it so that it can found those libraries.

The easiest way is to setup the ALLIANCE environment (i.e. sourcing .../etc/profile.d/alc_env.{sh,csh} before setting up CORIOLIS environment (see the next section). To understand how CORIOLIS find/setup ALLIANCE you may have look to the *Alliance Helper*.

Setting up the Environment (coriolisEnv.py)

To simplify the tedious task of configuring your environment, a helper is provided in the bootstrap source directory (also installed in the directory .../install/etc/coriolis2/):

```
~/coriolis-2.x/src/coriolis/bootstrap/coriolisEnv.py
```

Use it like this:

```
dummy@lepka:~> eval `~/coriolis-2.x/src/coriolis/bootstrap/coriolisEnv.py`
```

Note




Do not call that script in your environement initialisation. When used under RHEL6 or clones, it needs to be run in the **devtoolset** environement. The script then launch a new shell, which may cause an infinite loop if it's called again in, say **~/.bashrc**. Instead you may want to create an alias: **alias c2r**=' eval "`~/coriolis-2.x/src/coriolis/bootstrap/coriolisEnv.py`"'

CGT - The Graphical Interface

The CORIOLIS graphical interface is split up into two windows.

- The **Viewer**, with the following features:
 - Basic load/save capabilities.
 - Displays the current working cell. Could be empty if the design is not yet placed.
 - Executes Stratus Scripts.
 - Menu to run the tools (placement, routage).

Features are detailed in Viewer & Tools.



- The **Controller**, which allows to:
 - Tweak what is displayed by the *Viewer*. Through the *Look*, *Filter* and *Layers&Gos* tabs.
 - Browse the *netlist* with eponym tab.
 - Show the list of selected objects (if any) with selection
 - Walk through the Database, the Cell or the Selection with *Inspector*. This is an advanced feature, reserved for experimented users.
 - The tab *Settings* which gives access to all the settings. They are closely related to Configuration & Initialisation.

ook Filt	Lawara		Control		Collin		~ ^
ook Filt	er Layers&	Gos Netlist	Selection	Inspector	Setting	gs	
		8			Ô	2	
Vi	ewer	Acti	ve Layers			MIM6	Extensions
 fall 	back	😟 🗹	nWell		 	topmim6	
✓ rubb	er	· · ·	pWell		 	botmim6	
✓ phan	tom	🔪 🗹 🗹	nImplant		 	padopen	
✓ boun	daries	📐 🗹	pImplant		 	alucap	
✓ mark	er	 	active		B	lockages	
grid		🔛 🗹	poly	8	 	blockagel	
✓ spot		Rout	ing Layers		 	blockage2	
✓ ghos	t		metal1		 	blockage3	
✓ text	.ruler	S 🗹 🗹	metal2		 	blockage4	
✓ text	.cell	S 🗹 🗹	metal3		 	blockage5	
text	.instance	N 🗹 🗹	metal4		 Image: Image: Ima	blockage6	
text	.component	S 🗹 🗹	metal5		Kn	ik & Kite	
✓ text	.reference	S 🗹 🗹	metal6		 	SPL1	
✓ unde	f	Cuts	(VIA holes)		 	AutoLayer	
		Image:	cut0		 Image: Image: Ima	gmetalh	
		Image:	cut1		 	gmetalv	
		🧾 🗹	cut2		 Image: Image: Ima	gcut	
			cut3				
		Image:	cut4				
			cut5				

Viewer & Tools

STRATUS Netlist Capture

STRATUS is the replacement for GENLIB procedural netlist capture language. It is designed as a set of PYTHON classes, and comes with it's own documentation (Stratus Documentation)

The HURRICANE Data-Base

The ALLIANCE flow is based on the MBK data-base, which has one data-structure for each view. That is, **Lofig** for the *logical* view and **Phfig** for the *physical* view. The place and route tools were responsible for maintaining (or not) the coherency between views. Reflecting this weak coupling between views, each one was stored in a separate file with a specific format. The *logical* view is stored in a **vst** file in VHDL format and the *physical* in an **ap** file in an ad-hoc format.

The CORIOLIS flow is based on the HURRICANE data-base, which has a unified structure for *log-ical* and *physical* view. That data structure is the *Cell* object. The *Cell* can have any state between pure netlist and completly placed and routed design. Although the memory representation of the views has deeply changed we still use the ALLIANCE files format, but they now really represent views of the same object. The point is that one must be very careful about view coherency when going to and from CORIOLIS.

As for the second release, CORIOLIS can be used only for three purposes :

- Placing a design, in which case the *netlist* view must be present.
- **Routing a design**, in that case the *netlist* view and the *layout* view must be present and *layout* view must contain a placement. Both views must have the same name. When saving the routed design, it is advised to change the design name otherwise the original unrouted placement in the *layout* view will be overwritten.

• **Viewing a design**, the *netlist* view must be present, if a *layout* view is present it still must have the same name but it can be in any state.

Synthetizing and loading a design

CORIOLIS supports several file formats. It can load all file format from the ALLIANCE toolchain (.ap for layout, behavioural and structural vhdl .vbe and .vst), BLIF netlist format as well as benchmark formats from the ISPD contests.

It can be compiled with LEF/DEF support, although it requires acceptance of the SI2 license and may not be compiled in your version of the software.

Synthesis under Yosys You can create a BLIF file from the Yosys synthetizer, which can be imported under Coriolis. Most libraries are specified as a .lib liberty file and a .lef LEF file. Yosys opens most .lib files with minor modifications, but LEF support in Coriolis relies on SI2. If Coriolis hasn't been compiled against it, the library is given in ALLIANCE .ap format. Some free libraries already provide both .ap and .lib files.

Once you have installed a common library under Yosys and Coriolis, just synthetize your design with Yosys and import it (as Blif without the extension) under Coriolis to perform place&route.

Synthesis under Alliance Alliance is an older toolchain but has been extensively used for years. Coriolis can import and write Alliance designs and libraries directly.

Etesian -- Placer

The ETESIAN placer is a state of the art (as of 2015) analytical placer. It is within 5% of other placers' solutions, but is normally a bit worse than ePlace. This CORIOLIS tool is actually an encapsulation of COLOQUINTE which *is* the placer.

	_		
7	<u>.</u>	2	b
1	-	A	1
8	1	2	
	_	-	

Note


Instance Uniquification: a same logical instance cannot have two different placements. So, if you don't supply a placement for it, it will be uniquified (cloned) and you will see the copy files appears on disk upon saving.

Hierarchical Placement

The placement area is defined by the top cell abutment box.

When placing a complete hierarchy, the abutment boxes of the cells (models) other than the top cell are set identical to the one of the top cell and their instances are all placed at position (0, 0, ID). That is, all the abutments boxes, whatever the hierarchical level, define the same area (they are exactly superposed).

We choose this scheme because the placer will see all the instances as virtually flattened, so they can be placed anywhere inside the top-cell abutment box.



Computing the Placement Area

The placement area is computed using the etesian.aspectRatio and etesian.spaceMargin parameters only if the top-cell has an empty abutment box. If the top-cell abutment box has to be set, then it is propagated to all the instances models recursively.

Reseting the Placement

Once a placement has been done, the placer cannot reset it (will be implemented later). To perform a new placement, you must restart **cgt**. In addition, if you have saved the placement on disk, you must erase any **.ap** file, which are automatically reloaded along with the netlist (**.vst**).

Limitations

Etesian supports standard cells and fixed macros. As for the Coriolis 2.1 version, it doesn't support movable macros, and you must place every macro beforehand. Timing and routability analysis are not included either, and the returned placement may be unroutable.

Parameter Identifier	Туре	Default	
Etesian Parameters			
etesian.aspectRatio	TypePercentage	100	
etesian.aspectiatio	Define the height on v comprised between 10	vidth H/W aspect ratio, can be o and 1000	
etesian.spaceMargin	TypePercentage	5	
	The extra white space standard cells	added to the total area of the	
etesian.uniformDensity	TypeBool	False	
	Whether the cells will area or allowed to for	be spread envenly across the m denser clusters	
etesian.effort	TypeInt	2	
	Sets the balance between the speed of the placer and the solution quality		
etesian.routingDriven	TypeBool	False	
		ll try routing iterations and to improve routability; to be	
etesian.graphics	TypeInt	2	
etesian.graphics	How often the displa freshing slows the pla	y will be refreshed More re- cer.	
	• 1 shows both up	oper and lower bounds	
	• 2 only shows low	ver bound results	
	• 3 only shows the	e final results	

Etesian Configuration Parameters

Katana -- Global Router

The quality of KATANA global routing solutions are equivalent to those of FGR 1.0. For an indepth description of KATANA algorithms, you may download the thesis of D. DUPUIS avalaible from here~: Knik Thesis (KNIK has been rewritten as part of KATANA, the algorithms remains essentially the same).

The global router is now deterministic.

Katana -- Detailed Router

KATANA no longer suffers from the limitations of NERO. It can route big designs as its runtime and memory footprint is almost linear (with respect to the number of gates). It has successfully routed design of more than *150K* gates.

-	~	
6		
	4	
1	-	

Note

Slow Layer Assignment. Most of the time, the layer assignment stage is fast (less than a dozen seconds), but in some instances it can take more than a dozen *minutes*. This is a known bug and will be corrected in later releases.

After each run, KATANA displays a set of *completion ratios* which must all be equal to 100% or (NNNN+0) if the detailed routing has been successfull. In the event of a failure, on a saturated design, you may tweak the three following configuration parameters:

- 1. katana.hTrackReservedLocal, the number of track reserved for local routing, that quantity is substracted from the edge capacities (global routing) to give a sense of the cluttering inside the GCells.
- 2. katana.vTrackReservedLocal, same as above.
- 3. etesian.spaceMargin, increases the free area of the overall design so the routing density decrease.

The idea is to increase the horizontal and vertical local track reservation until the detailed router succeeds. But in doing so we make the task of the global router more and more difficult as the capacity of the edges decreases, and at some point it will fail too. So this is a balance.

Routing a design is done in four ordered steps:

- 1. Detailed pre-route $\textbf{P\&R} \rightarrow \textbf{Step by Step} \rightarrow \textbf{Detailed PreRoute}$
- 2. Global routing $P\&R \rightarrow Step by Step \rightarrow Global Route$
- 3. Detailed routing $\textbf{P\&R} \rightarrow \textbf{Step by Step} \rightarrow \textbf{Detailed Route}$
- 4. Finalize routing $P\&R \rightarrow Step by Step \rightarrow Finalize Route$

It is possible to supply to the router a complete wiring for some nets that the user wants to be routed according to a specific topology. The supplied topology must respect the building rules of the ANABATIC database (contacts must be, *terminals, turns, h-tee* & *v-tee* only). During the first step Detailed Pre-Route the router will solve overlaps between the segments, without making any dogleg. If no pre-routed topologies are present, this step may be ommited. Any net routed at this step is then fixed and become unmovable for the later stages.

After the detailed routing step the KATANA data-structure is still active (the Hurricane wiring is decorated). The finalize step performs the removal of the KATANA data-structure, and it is not advisable to save the design before that step.

You may visualize the density (saturation) of either the edges (global routing) or the GCells (detailed routing) until the routing is finalized. Special layers appear to that effect in the The Layers&Go Tab.

Katana Configuration Parameters The ANABATIC parameters control the layer assignment step.

All the defaults value given below are from the default ALLIANCE technology (**cmos** and **SxLib** cell gauge/routing gauge).

Parameter Identifier	Туре	Default
Anabatic Parameters		
anabatia tanDautingIawan	TypeString	METAL5
anabatic.topRoutingLayer	Define the highest m routing (inclusive).	etal layer that will be used for
anabatic.globalLengthThreshol	d TypeInt	1450
		used by a layer assignment onger used (did not give good
anabatic.saturateRatio	TypePercentage	80
anabatic.saturateratio		above this ratio, move up ents up from depth x to $x+2$
anabatic.saturateRp	TypeInt	8
anabacic.Sacuraterp		nore terminals (RoutingPad) rce a move up of the connect- e in excess
Katana Parameters		
katana.hTracksReservedLocal	TypeInt	3
	To take account the tracks needed <i>inside</i> a GC build the <i>local</i> routing, decrease the capacity o edges of the global router. Horizontal and ve locally reserved capacity can be distinguished more accuracy.	
katana.vTracksReservedLocal	TypeInt	3
kacana. v i rackskeser vealocar	cf.kite.hTracksRe	eservedLocal
katana.eventsLimit	TypeInt	4000002
Katalla, eventsillillt	The maximum number of segment displacem this is a last ditch safety against infinite loop perhaps a little too low for big designs	
katana.ripupCost	TypeInt	3
katalla.lipupcost		d between two ripup costs to two ripped up segments
katana.strapRipupLimit	TypeInt	16
	Maximum number of	ripup for <i>strap</i> segments
katana.localRipupLimit	TypeInt	9
Accana. rocarit pupprint	Maximum number of	ripup for <i>local</i> segments
katana.globalRipupLimit	TypeInt	5
Accana, grobarnipupilimite		of ripup for <i>global</i> segments, ched, triggers topologic mod-
katana.longGlobalRipupLimit	TypeInt	5
Kacana.ionggiopalkipupliMit		of ripup for <i>long global</i> seg- t is reached, triggers topologi-

Executing Python Scripts in Cgt

Python/Stratus scripts can be executed either in text or graphical mode.



Note

How Cgt Locates Python Scripts: cgt uses the Python import mechanism to load Python scripts. So you must give the name of your script whithout .py extension and it must be reachable through the <code>PYTHONPATH</code>. You may use the dotted module notation.

A Python/Stratus script must contain a function called scriptMain() with one optional argument, the graphical editor into which it may be running (will be set to None in text mode). The Python interface to the editor (type: **CellViewer**) is limited to basic capabilities only.

Any script given on the command line will be run immediatly *after* the initializations and *before* any other argument is processed.

For more explanation on Python scripts see Python Interface to Coriolis.

Printing & Snapshots

Printing or saving into a PDF is fairly simple, just use the **File -> Print** menu or the CTRL+P shortcut to open the dialog box.

The print functionality uses exactly the same rendering mechanism as for the screen, beeing almost WYS/WYG. Thus, to obtain the best results it is advisable to select the Coriolis.Printer look (in the *Controller*), which uses a white background and well suited for high resolutions 32x32 pixels patterns

There is also two modes of printing selectable through the *Controller* **Settings -> Misc -> Printer/Snapshot Mode**:

Mode	DPI (approx.)	Intended Usage
Cell Mode	150	For single Cell printing or very small designs. Patterns will be bigger and more readable.
Design Mode	300	For designs (mostly commposed of wires and cells out- lines).



Note

The pdf file size Be aware that the generated PDF files are indeed only pixmaps. So they can grew very large if you select paper format above A2 or similar.

Saving into an image is subject to the same remarks as for PDF.

Memento of Shortcuts in Graphic Mode

The main application binary is **cgt**.

Category	Keys	Action
Moves	Up, Down Left, Right	Shifts the view in the according direction
Fit	f	Fits to the Cell abutment box
Refresh	CTRL+L	Triggers a complete display redraw
Goto	a	<i>apperture</i> is the minimum side of the area displayed around the point to go to. It's an alternative way of set- ting the zoom level

... continued on next page

Category	Keys	Action
Zoom	z, m	Respectively zoom by a 2 factor and <i>unzoom</i> by a 2 factor
20011	کی Area Zoom	You can perform a zoom to an area. Define the zoom area by <i>holding down the left mouse button</i> while moving the mouse.
Selection	Area Selection	You can select displayed objects under an area. Define the selection area by <i>holding down the right mouse button</i> while moving the mouse.
	Toggle Selection	You can toggle the selection of one object under the mouse position by pressing CTRL and pressing down <i>the right mouse button</i> . A popup list of what's under the position shows up into which you can toggle the selection state of one item.
	S	Toggle the selection visibility
Controller	CTRL+I	Show/hide the controller window. It's the Swiss Army Knife of the viewer. From it, you can fine-control the display and inspect almost everything in your design.
Rulers	k, ESC	One stroke on k enters the ruler mode, in which you can draw one ruler. You can exit the ruler mode by pressing ESC . Once in ruler mode, the first click on the <i>left mouse button</i> sets the ruler's starting point and the second click the ruler's end point. The second click exits automatically the ruler mode.
	K	Clears all the drawn rulers
Print	CTRL+P	Currently rather crude. It's a direct copy of what's dis- played in pixels. So the resulting picture will be a little blurred due to anti-aliasing mechanism.
Open/Close	CTRL+O	Opens a new design. The design name must be given without path or extention.
	CTRL+W	Closes the current viewer window, but does not quit the application.
	CTRL+Q	<i>CTRL</i> + <i>Q</i> quits the application (closing all windows).
Hierarchy	CTRL+Down	Goes one hierarchy level down. That is, if there is an <i>instance</i> under the cursor position, loads its <i>model</i> Cell in place of the current one.
	CTRL+Up	Goes one hierarchy level up. If we have entered the cur- rent model through CTRL+Down reloads the previous model (the one in which this model is instanciated).

Cgt Command Line Options

Appart from the obvious --text options, all can be used for text and graphical mode.

Arguments	Meaning			
-t text	Instructs cgt to run in text mode.			

... continued on next page

Arguments	Meaning
-L log-mode	Disables the use of ANSI escape sequence on the tty. Useful when the output is redirected to a file.
-c <cell> cell=<cell></cell></cell>	The name of the design to load, without leading path or extention.
-m <val> margin=<val></val></val>	Percentage <i>val</i> of white space for the placer (ETESIAN).
events-limit= <count></count>	The maximal number of events after which the router will stop. This is mainly a failsafe against looping. The limit is set to 4 millions of iteration which should suffice to any design of <i>100K</i> . gates. For bigger designs you may want to increase this limit.
-G global-route	Runs the global router (KATANA).
-R detailed-route	Runs the detailed router (KATANA).
-s save-design= <routed></routed>	The design into which the routed layout will be saved. It is strongly recommanded to choose a different name from the source (unrouted) design.
stratus-script= <module></module>	Run the Python/Stratus script module. See Python Scripts in Cgt.

Some Examples :

• Run both global and detailed router, then save the routed design:

> cgt -v -t -G -R --cell=design --save-design=design_r

Miscellaneous Settings

Parameter Identifier	Туре	Default			
Verbosity/Log Parameters					
misc.info	TypeBool	False			
	Enables display of stream)	info level message (cinfo			
misc.bug	ТуреВооІ	False			
misc.bug	Enables display of stream), messages ca	<i>bug</i> level message (cbug an be a little scarry			
misc.logMode	TypeBool	False			
MISC. IOGMODE	If enabled, assumes that the output device is not a tty and suppresses any escape sequences				
misc.verboseLevel1	ТуреВооІ	True			
MISC.VEIDOSELEVEII	First level of verbosity, disables level 2				
misc.verboseLevel2	ТуреВооІ	False			
MISC.VEIDOSELEVEIZ	Second level of verbosity				
Development/Debug Parameters					
misc.minTraceLevel	TypeInt	0			
misc.maxTraceLevel	TypeInt	0			
misc.maxiracelevel	Displays trace information <i>between</i> those two levels (cdebug stream)				
misc.catchCore	ТуреВооІ	False			
misc.calCncore	By default, cgt does not dump core. To generate one set this flag to True				

The Controller

The Controller window is composed of seven tabs:

- 1. The Look Tab to select the display style.
- 2. The Filter Tab the hierarchical levels to be displayed, the look of rubbers and the dimension units.
- 3. The Layers&Go Tab to selectively hide/display layers.
- 4. The Netlist Tab to browse through the *netlist*. Works in association with the *Selection* tab.
- 5. The Selection Tab allows to view all the currently selected elements.
- 6. The Inspector Tab browses through either the DataBase, the Cell or the current selection.
- 7. The Settings Tab accesses all the tool's configuration settings.

The Look Tab

You can select how the layout will be displayed. There is a special one Printer.Coriolis specifically designed for Printing & Snapshots. You should select it prior to calling the print or snapshot dialog boxes.

				Control	ler		~ ^
.ook	Filter	Layers&Gos	Netlist	Selection	Inspector	Settings	
Displ	ay Styl	es					
0	Alliar	nce.Coriolis [b	lack]		Alliance	Coriolis Loc	k - black background
0	Alliar	nce.Coriolis [w	/hite]	Coriolis Loc	k - white background		
0	Alliar	nce.Classic [bl	ack]		Alliance	Classic Loo	k - black background
۰	Alliar	nce.Classic [w	hite]		Alliance	Classic Loo	k - white background
0	Ispd	Global Route			ISPD Glo	bal Route L	ook - black background
0	Layou	ut Design			Useful fo	r debuggin	g layout - black background
0	Layou	ut Design Whi	te		Useful fo	r debuggin	g layout - white background
0	Print	er.Coriolis			Coriolis L	ook for Pri	nters

The Filter Tab

The filter tab let you select what hierarchical levels of your design will be displayed. Hierarchy level are numbered top-down: the level o corresponds to the top-level cell, the level one to the instances of the top-level Cell and so on.

There are also check boxes to enable/disable the processing of Terminal Cell, Master Cells and Components. The processing of Terminal Cell (hierarchy leaf cells) is disabled by default when you load a hierarchical design and enabled when you load a single Cell.

You can choose what kind of form to give to the rubbers and the type of unit used to display coordinates.

Note



What are Rubbers: HURRICANE uses *Rubbers* to materialize physical gaps in net topology. That is, if some wires are missing to connect two or more parts of net, a *rubber* will be drawn between them to signal the gap.

For example, after the detailed routing no *rubber* should remain. They have been made *very* visible as big violet lines...

				Control	ler			
Look	Filter	Layers&Gos	Netlist	Selection	Inspector	Settings		
Hiera	archy S	ettings						
Hi	erarchy	Start Level			0			* *
Hi	erarchy	Stop Level			99			•
~	Proce	ss Master Cells	;					
	Proce	ss Terminal Ce	lls					
~	Proce	ss Component	5					
Rubb								
	Centri	5	0	Barycent	ric	0	Steiner	
-	ut Mod Symbo	e Ilic (lambda)	🔵 Real (foundry gric	i) 🗍 nanc	ometer	 micrometer 	

The Layers&Go Tab

Control the individual display of all *layers* and *Gos*.

- *Layers* correspond to true physical layers. From a HURRICANE point of view they are all the *BasicLayers* (could be matched to GDSII).
- *Gos* stands from *Graphical Objects*, they are drawings that have no physical existence but are added by the various tools to display extra information. One good exemple is the density map of the detailed router, to easily locate congested areas.

For each layer/Go there are two check boxes:

- The normal one triggers the display.
- The red-outlined allows objects of that layer to be selectable or not.

	Control	ler	~ ^ X
Look Filter Layers&Gos	Netlist Selection	Inspector Settings	
	89	$^{\odot}$	
Viewer	Active Layers	MIM6	Extensions
✓ fallback	🗹 🗹 nWell	topmim6	
✓ rubber	🖌 🗹 pWell	🔽 🗹 botmim6	
✓ phantom	🖌 🗹 nImplant	🔽 🗹 padopen	
✓ boundaries	🖌 🗹 pImplant	🔽 🗹 alucap	
✓ marker	active	Blockages	
grid	🖌 🗹 poly	💓 🗹 🗹 blockagel	
✓ spot	Routing Layers	🔜 🗹 blockage2	
🖌 ghost	🖌 🗸 metall	🔜 🗹 blockage3	
🗸 text.ruler	🗸 🗸 metal2	🔛 🗹 blockage4	
✓ text.cell	🗸 🗸 metal3	🔜 🗹 blockage5	
text.instance	✓ metal4	🔜 🗹 blockage6	
text.component	🗸 🗸 metal5	Knik & Kite	
✓ text.reference	🗸 🗹 metal6	SPL1	
✓ undef	Cuts (VIA holes)	AutoLayer	
	🗸 🗸 cut0	🔄 🗹 gmetalh	
	🗸 🗸 cutl	🖉 🗹 gmetalv	
	🗸 🗸 cut2	🔽 🗹 gcut	
•	🗸 🗸 cut3	_	
	🗸 🗹 cut4		
	🗸 🗹 cut5		

The Netlist Tab

The *Netlist* tab shows the list of nets... By default the tab is not *synched* with the displayed Cell. To see the nets you must check the **Sync Netlist** checkbox. You can narrow the set of displayed nets by using the filter pattern (supports regular expressions).

A very useful feature is to enable the **Sync Selection**, which will automatically select all the components of the selected net(s). You can select multiple nets. In the figure the net auxsc35 is selected and is highlighted in the *Viewer*.

Ook Filter Layers&Gos Nettisk Selection Inspector Settings Sync NetLisk Sync Selection Sync NetLisk Sync Selection Sync Selection Sync Selection Sync Selection				Control	ler				
Net Plugs (0) 2 (1) 1 (2) 1 (3) 1 (2) 2 (3) 1 (2) 2 (3) 1 (2) 2 (3) 1 (2) 2 (2) 2 (3) 1 (4) 2 (4) 2 (5) 3 (5) 3 (5) 3 (5) 3 (5) 3 (1) 2 (2) 3 (1) 2 (2) 3 (1) 3 (2) 3 (2) 3 (2) 3 (2) 3 (2) 3 (2) 3 (2) 3 (2) 3 (2)	ook Filter	Layers&Gos	Netlist	Selection	Inspector	Set	tings		
e(1) 1 e(2) 1 e(3) 1 uxreg2 2 uxreg4 4 uxxc1 8 uxxc21 4 uxxc22 4 uxxc23 4 uxxc24 3 uxxc25 4 uxxc26 2 uxxc27 4 uxxc28 3 uxxc27 4 uxxc28 3 uxxc27 4 uxxc28 3 uxxc29 5 uxxc28 2 uxxc29 5 uxxc28 2 uxxc29 5 uxxc28 2 uxxc44 2 uxxc44 2 uxxc44 2 uxxc44 1 uxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx		✓ Sy	nc Netlis	t		✓ S	ync Se	election	
e(1) 1 e(2) 1 e(3) 1 uxreg2 2 uxreg4 4 uxxc1 8 uxxc21 4 uxxc22 4 uxxc23 4 uxxc24 3 uxxc25 4 uxxc26 2 uxxc27 4 uxxc28 3 uxxc27 4 uxxc28 3 uxxc27 4 uxxc28 3 uxxc29 5 uxxc28 2 uxxc29 5 uxxc28 2 uxxc29 5 uxxc28 2 uxxc44 2 uxxc44 2 uxxc44 2 uxxc44 1 uxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx		Net		•			200	۹.	
e(3) 1 exreq1 2 exreq2 3 exreq4 4 exreq5 3 exreq6 4 exreq1 2 exreq2 3 exreq3 3 exreq4 4 exreq5 3 exreq6 4 exreq1 4 exreq2 3 exreq3 3 exreq6 4 exreq6 4 exreq2 4 exreq3 3 exreq3 3 exreq3 3 exreq3 3 exreq3 3 exreq3 3 exreq3 2 exreq4 2 exreq4 2 exreq4 3 exreq4 2 exreq4 3 exreq4 2 exreq4 3 exreq4 3 exreq4 3 exreq4 3	a(0)	ile c		2			cug	-	
a (3) 1 a uxreq1 2 2 uxreq3 3 auxreq4 4 auxreq4 4 auxreq4 4 auxreq5 3 auxreq4 4 auxreq5 3 auxreq5 3 auxreq5 3 auxreq5 3 auxreq5 2 auxreq5 3 auxreq5 2 auxreq5 2 auxreq6 2	a(1)								
aux reg1 2 aux reg2 2 aux reg4 4 aux c1 8 aux c1 3 aux c21 3 aux c21 3 aux c21 3 aux c21 4 aux c21 4 aux c22 4 aux c23 3 aux c24 3 aux c25 3 aux c26 2 aux c27 4 aux c28 2 aux c29 5 aux c29 5 aux c20 2 aux c24 2 aux c26 3 aux c26 2 aux c26 3 aux c26 3 aux c26 4 aux c26									_
auxreg3 3 auxrel4 4 auxsc1 2 auxsc13 3 auxsc20 4 auxsc21 4 auxsc22 4 auxsc37 2 auxsc4 3 auxsc4 4 auxsc4 4 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									
auxrep4 4 auxsc1 8 auxsc1 3 auxsc18 3 auxsc20 4 auxsc21 4 auxsc23 3 auxsc24 3 auxsc37 2 auxsc4 3 auxsc4 4 auxsc4 4 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									
wussel 8 wussel 3 wussel 2									
auxsc16 3 auxsc20 4 auxsc21 4 auxsc22 4 auxsc23 3 auxsc36 2 auxsc37 2 auxsc4 3 auxsc4 2 auxsc4 3 auxsc4 4 auxsc4 4 auxsc4 5 auxsc4 4 auxsc4 5 auxsc4 4 auxsc4 4 auxsc4 5 auxsc4 5 auxsc4 5 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									
wxsc18 3 wxsc20 4 wxsc22 4 wxsc23 3 wxsc36 2 wxsc37 2 wxsc38 2 wxsc4									
wuxsc21 4 wuxsc22 4 wuxsc35 3 wuxsc36 2 wuxsc37 2 wuxsc43 2 wuxsc44 2 wuxsc43 2 wuxsc44 2 wuxsc45 2 wuxsc44 2 wuxsc44 2 wuxsc45 2 wuxsc44 2 wuxsc45 2 wuxsc44 2 wuxsc44 2 wuxsc45 2 wuxsc44 2 wuxsc45 2 wuxsc45 2 wuxsc44 2 wuxsc45 2 wuxsc45 2 wuxsc4 2 wuxsc4 2 wuxsc4 2 wuxsc4 2 wuxsc4 3 wuxsc4 3 wuxsc4 3 wuxsc4 3 wuxsc4 3 wuxsc4 3 wuxsc4 <									
NUSSC22 4 NUSSC23 3 NUSSC35 3 NUSSC36 2 NUSSC39 5 NUSSC44 2 NUSSC45 3 NUSSC46 3 NUSSC47 3 NUSSC48 3 NUSSC49 3 <t< td=""><td></td><td></td><td></td><td>4</td><td></td><td></td><td></td><td></td><td></td></t<>				4					
auxsc24 3 auxsc35 3 auxsc37 2 auxsc38 2 auxsc40 2 auxsc41 4 auxsc42 2 auxsc41 4 auxsc42 2 auxsc43 2 Filter pattern:									
Buxsc36 2 Buxsc37 2 Buxsc38 2 Buxsc40 2 Buxsc41 4 Buxsc43 2 Buxsc44 2 Buxsc44 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									
Buxsc37 2 Buxsc38 2 Buxsc40 2 Buxsc41 4 Buxsc43 2 Buxsc44 2 Buxsc44 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									
auxsc38 2 auxsc40 2 auxsc41 4 auxsc43 2 auxsc44 2									
auxsc40 2 auxsc43 2 auxsc43 2 auxsc44 2	auxsc38			2					
auxsc41 4 auxsc43 2 auxsc44 2 auxsc44 2 Filter pattern:									
auxsc44 2 weeks 3 Filter pattern:									
Filter pattern:									
	1010								

X: 231.51 Y: 79.51

The Selection Tab

The *Selection* tab lists all the components currently selected. They can be filtered thanks to the filter pattern.

Used in conjunction with the *Netlist* **Sync Selection** you will all see all the components part of *net*.

In this list, you can toggle individually the selection of component by pressing the t key. When unselected in this way a component is not removed from the the selection list but instead displayed in red italic. To see where a component is you may make it blink by repeatedly press the t key...

				Control	ler			~ ^ X
Look	Filter	Layers&Gos	Netlist	Selection	Inspector	Settings		
	Cumula	tive Selection			Show Sele	ction		Clear
	Cumula	uve selection		v	Show Sele	cuon		Clear
		Path	*			Entit	У	
				<routingpac< td=""><td>d auxsc35 [2</td><td>2151 0l] <0</td><td>ccurrence <ce< td=""><th>ell addaccu>…</th></ce<></td></routingpac<>	d auxsc35 [2	2151 0l] <0	ccurrence <ce< td=""><th>ell addaccu>…</th></ce<>	ell addaccu>…
					uxsc35 gmeta	-		
							51] [2101 601	l] 2l>
					IXSC35 VIA23	•	•	
						•	601] [2101 6	50l] 2l>
				-	c35 sum_3.i1			
				-	•	•		ell addaccu>…
					IXSC35 VIA23	•	-	
					IXSC35 VIA12	•	•	
					IXSC35 VIA12	•	-	
							151] [2151 1	51] 21>
				-	c35 auxsc5θ.			
				-	•	•		ell addaccu>…
					-	•	751] 2.51x51	
						-	151] [2101]	51] 21>
					IXSC35 VIA12	•	J IIXII>	
				-	c35 auxsc35.		1 2511 2 51.0	
				<untact a<="" td=""><td>-</td><td>act [212.5</td><td>l 251] 2.51x5</td><th>1.2</th></untact>	-	act [212.5	l 251] 2.51x5	1.2
				<net auxsc<="" td=""><td>35></td><td></td><td></td><th></th></net>	35>			
Filte	er patter	n:						

The Inspector Tab

This tab is very useful, but mostly for CORIOLIS developpers. It allows to browse through the live DataBase. The *Inspector* provides three entry points:

- **DataBase**: Starts from the whole HURRICANE DataBase.
- Cell: Inspects the currently loaded Cell.
- Selection: Inspects the object currently highlighted in the Selection tab.

Once an entry point has been activated, you may recursively expore all its fields using the right/left arrows.




Note

Do not put your fingers in the socket: when inspecting anything, do not modify the DataBase. If any object under inspection is deleted, you will crash the application...



Note

Implementation Detail: the inspector support is done with Slot, Record and getString().



ok	File	Law and Co.	Maddat	Control			~
NK.	Filter	Layers&Gos	Netlist	Selection	Inspector	Settings	_
				<cell a<="" td=""><td>ddaccu: 👻</td><td></td><td></td></cell>	ddaccu: 👻		
0.	<topl or<="" td=""><td>velSlot></td><td></td><td></td><td></td><td></td><td></td></topl>	velSlot>					
0:	< iopte	veisiot>					-
	0bjec	t Attribut	e -			Value	
pr	ropertyS			std::set <ei< td=""><td>ement>:3</td><td></td><td></td></ei<>	ement>:3		
	orary			<library td="" wo<=""><td></td><td></td><td></td></library>			
Nar	ne			addaccu	-		
Ins	tances			<intrusive< td=""><td>lap 71></td><td></td><td></td></intrusive<>	lap 71>		
Qua	adTree			<quadtree 7<="" td=""><td>/1></td><td></td><td></td></quadtree>	/1>		
	aveInsta	nces		<instrusive< td=""><td></td><td></td><td></td></instrusive<>			
Net	-			<intrusive< td=""><td></td><td></td><td></td></intrusive<>			
Pin				<intrusive< td=""><td></td><td></td><td></td></intrusive<>			
	ices			<intrusive< td=""><td></td><td></td><td></td></intrusive<>			
	rkers			<instrusive< td=""><td></td><td></td><td></td></instrusive<>			
	weEntit				multimap <el< td=""><td>lement>:0</td><td></td></el<>	lement>:0	
	itmentBo			<box 01="" 01<="" td=""><td>2251 4001> -11 225.51</td><td>4011-</td><td></td></box>	2251 4001> -11 225.51	4011-	
	ındingBo Terminal			<box -0.51<br="">False</box>	-11 225.51	4011>	
	lerminal lattenL			False			
ilte	r patter	n:					
ilte	r patter	n:					
ilte	r patter	n:		Control	ler		
			Netto	Control			^
	r patter Filter	n: Layers&Gos	Netlist	Selection	Inspector	Settings	^
ilte			Netlist	Selection <disat< td=""><td>Inspector led></td><td></td><td>^</td></disat<>	Inspector led>		^
			Netlist	Selection <disat< td=""><td>Inspector oled> Base></td><td></td><td>^</td></disat<>	Inspector oled> Base>		^
			Netlist	Selection <disat <data <cell a<="" td=""><td>Inspector bled> Base> addaccu></td><td></td><td>^</td></cell></data </disat 	Inspector bled> Base> addaccu>		^
ok	Filter		Netlist	Selection <disat< td=""><td>Inspector bled> Base> addaccu></td><td></td><td>~</td></disat<>	Inspector bled> Base> addaccu>		~
ok	Filter	Layers&Gos	Netlist	Selection <disat <data <cell a<="" td=""><td>Inspector bled> Base> addaccu></td><td></td><td>~</td></cell></data </disat 	Inspector bled> Base> addaccu>		~

				Control		v /
ook	Filter	Layers&Gos	Netlist	Selection <disat <data <cell a<br=""><select< th=""><th>oled> Base> addaccu></th><th>Settings</th></select<></cell></data </disat 	oled> Base> addaccu>	Settings
0:	<tople< td=""><td>velSlot></td><td></td><td>Selec</td><td></td><td></td></tople<>	velSlot>		Selec		
	0bj ed	ct Attribut	e -			Value
_pr	ropertyS	iet		std::set <e< td=""><td>lement>:1</td><td></td></e<>	lement>:1	
_te	echnolog	IY		<technology< td=""><td><pre>/ Alliance></pre></td><td></td></technology<>	<pre>/ Alliance></pre>	
_re	otLibra	агу		<library r<="" td=""><td>ootLibrary></td><td></td></library>	ootLibrary>	
	J::preci J::resol			2		
<u>F</u> ilte	r patter	n:				

The Settings Tab

Here comes the description of the Settings tab.

Controller v ^ X											
Look	Filter	La	yers&G	os	Netlist	Selec	tion	Inspector	Settings		
Misc. Mauka Kite Stratus1											_
Miscellaneous											
	Verbose 🖌							Catch	nps		
Very Verbose									vel 1000		
Show Info 🔽											
Output is a TTY											
Print/Snapshot Parameters											
	Paper Size A4					•		Printer/Si	napshot Mo	ode Cell Mode 👻	
Apply											