Presentation | AGDS | CIF | DTR | OPENCHAMS | SPICE | Links & Contact |
| DTRException (DTR) | Library (AGDS) | Polygon (CIF) |
| ||
|
| Port | ||||
ARule (DTR) | PortPoint | Techno (DTR) | ||||
| Element (AGDS) | map_item (SPICE) |
| Transistor | ||
| Mosfet (SPICE) |
| ||||
Bloc |
| Rectangle (AGDS) | ||||
| Group | Resistor (SPICE) | Value (SPICE) | |||
| Name | Rule (DTR) | Voltage (SPICE) | |||
Capacitor (SPICE) | Net |
|
| |||
Circuit (CIF) | Schematic::Infos | Netlist | ||||
Circuit (SPICE) | Instance (SPICE) | Node | Schematic | Wire | ||
Circuit | Instance |
| SimulModel | WirePoint | ||
Net::Connection | InstancePoint | Sizing | ||||
Operator::Constraint | IntermediatePoint | OpenChamsException | Source (SPICE) | |||
Current (SPICE) |
| Operator | SpiceException (SPICE) | |||
|
| Structure (AGDS) | ||||
Layout | Subckt (SPICE) | |||||
Device | Parameters | |||||
Generated by doxygen 1.8.14 on Thu Nov 12 2020 | Return to top of page |
VLSI SAPD Documentation | Copyright © 2010 - 2020 UPMC All rights reserved |