riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
1,247 Commits 18 Branches 8 Tags 96 MiB
Commit Graph

1 Commits

Author SHA1 Message Date
Jean-Paul Chaput 08b7e3971f * ./crlcore: 
- Bug: In Histogram::addSample(), reject the sample if iset is superior
        OR EQUAL to the sets size...
    - Change: In etc/mauka.conf, sets "mauka.standardAnnealing" to True. Otherwise,
        when hMetis (4-part) is not used, this leads toward very poor placements.
    - New: In UsersGuide, add a third style variant for the soc-extras site.
 2012-12-09 11:18:07 +00:00