riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Update cmos45 for use with FlexLib I/O symbolic abstracts.

This commit is contained in:
Jean-Paul Chaput 2020-11-02 17:18:40 +01:00
parent afa5fcd4c7
commit f8a9dd9f71
3 changed files with 11 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
crlcore/etc/symbolic/cmos45/kite.py
View File

@ -345,3 +345,12 @@ cg = CellGauge.create( 'phlib80'
, l(246.0) # cell slice step. , l(246.0) # cell slice step.
) )
af.addCellGauge( cg ) af.addCellGauge( cg )
# Gauge for Flexlib symbolic I/O pads (abstracts).
cg = CellGauge.create( 'niolib'
, 'metal2' # pin layer name.
, l( 10.0) # pitch.
, l(1190.0) # cell slice height.
, l( 500.0) # cell slice step.
)
af.addCellGauge( cg )

2
crlcore/etc/symbolic/cmos45/plugins.py
View File

@ -19,7 +19,7 @@ helpers.io.vprint( 2, ' - "%s".' % helpers.truncPath(__file__) )
from helpers import l, u, n from helpers import l, u, n
Cfg.getParamInt ( "chip.block.rails.count" ).setInt ( 5 ) Cfg.getParamInt ( "chip.block.rails.count" ).setInt ( 6 )
Cfg.getParamInt ( "chip.block.rails.hWidth" ).setInt ( l( 24) ) Cfg.getParamInt ( "chip.block.rails.hWidth" ).setInt ( l( 24) )
Cfg.getParamInt ( "chip.block.rails.vWidth" ).setInt ( l( 24) ) Cfg.getParamInt ( "chip.block.rails.vWidth" ).setInt ( l( 24) )
Cfg.getParamInt ( "chip.block.rails.hSpacing" ).setInt ( l( 12) ) Cfg.getParamInt ( "chip.block.rails.hSpacing" ).setInt ( l( 12) )

2
crlcore/python/helpers/technology.py
View File

@ -18,7 +18,7 @@ Some helpers to create or load a technology and it's libraries.
""" """
from __future__ import print_function from __future__ import print_function
from Hurricane import DataBase, Library, BasicLayer from Hurricane import DataBase, Library, BasicLayer, Layer
__all__ = [ 'safeGetLibrary', 'createBL', 'setEnclosures' ] __all__ = [ 'safeGetLibrary', 'createBL', 'setEnclosures' ]