riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

The "d" and "s" terminals where inverted in the LibreSOC IOPadInOut. 

* Bug: In cumulus/plugins.chip.libresocio, the ioPadInfos where inverting
   "d" and "s" terminals on IOPadInOut. This was indirectly detected by
   the DRC complaining about floating gates on the "d" connected nets!
This commit is contained in:
Jean-Paul Chaput 2021-06-23 00:07:51 +02:00
parent 98e95587cf
commit f49426f2bb
1 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
cumulus/src/plugins/alpha/core2chip/libresocio.py
View File

@ -54,6 +54,7 @@ class CoreToChip ( BaseCoreToChip ):
cfg.chip.useAbstractPads = None
if not cfg.chip.useAbstractPads:
self.ioPadNames = { 'in' :'IOPadIn'
#, 'out' :'IOPadOut'
, 'tri_out' :'IOPadOut'
, 'bidir' :'IOPadInOut'
, 'analog' :'IOPadAnalog'
@ -71,12 +72,15 @@ class CoreToChip ( BaseCoreToChip ):
self.ioPadInfos = [ BaseCoreToChip.IoPadInfo( IoPad.IN
, self.ioPadNames['in']
, 'pad', ['s'] )
#, BaseCoreToChip.IoPadInfo( IoPad.OUT
# , self.ioPadNames['out']
# , 'pad', ['d'] )
, BaseCoreToChip.IoPadInfo( IoPad.TRI_OUT
, self.ioPadNames['tri_out']
, 'pad', ['d', 'de'] )
, BaseCoreToChip.IoPadInfo( IoPad.BIDIR
, self.ioPadNames['bidir']
, 'pad', ['s', 'd', 'de'] )
, 'pad', ['d', 's', 'de'] )
, BaseCoreToChip.IoPadInfo( IoPad.ANALOG
, self.ioPadNames['analog']
, 'pad', ['pad', 'padres'] )