riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix saving order in cumulus/chip.py to get right core instance name.

This commit is contained in:
Jean-Paul Chaput 2021-05-09 11:02:39 +02:00
parent 1fb433d9ac
commit e50426a5bc
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
cumulus/src/plugins/alpha/chip/chip.py
View File

@ -148,7 +148,7 @@ class Chip ( Block ):
views = CRL.Catalog.State.Logical
if self.conf.routingGauge.isSymbolic():
views = views | CRL.Catalog.State.Physical
super(Chip,self).save( flags )
af = CRL.AllianceFramework.get()
af.saveCell( self.conf.corona, views|flags )
af.saveCell( self.conf.chip , views|flags )
super(Chip,self).save( flags )