riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Route ring pad wires, even if there is no pad on that side.

This commit is contained in:
Jean-Paul Chaput 2023-01-07 13:08:10 +01:00
parent 0bc7b3203a
commit e38e3f46f2
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
cumulus/src/plugins/alpha/chip/pads.py
View File

@ -437,6 +437,10 @@ class Side ( object ):
startCorner += self.conf.ioPadHeight startCorner += self.conf.ioPadHeight
stopCorner -= self.conf.ioPadHeight stopCorner -= self.conf.ioPadHeight
if len(self.pads) == 0: if len(self.pads) == 0:
for irail in range(len(self.corona.padRails)):
self._createSegment( self.corona.padRails[ irail ]
, startCorner
, stopCorner )
return return
padAb = self.conf.getInstanceAb( self.pads[0][1] ) padAb = self.conf.getInstanceAb( self.pads[0][1] )
for irail in range(len(self.corona.padRails)): for irail in range(len(self.corona.padRails)):